Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-08-01
2006-08-01
Phung, Anh (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185190
Reexamination Certificate
active
07085166
ABSTRACT:
A semiconductor memory device includes: a plurality of nonvolatile memory cells; a first load cell for generating a read voltage relative to a read current during reading from a selected nonvolatile memory cell; a reference cell for storing a reference state corresponding to a reference current of the selected nonvolatile memory cell; a second load cell for generating a voltage based on the reference current through the reference cell; and a programming circuit for generating a reference voltage equal to a voltage obtained from a specific current-voltage characteristic of the first load cell with respect to the reference current and programming the reference cell so as to equalize the voltage of the second load cell with the reference voltage, thereby to compensate for variations in the first load cell. And each of the nonvolatile memory cell includes a gate electrode formed on a semiconductor layer via a gate insulating film, a channel region disposed under the gate electrode, diffusion regions disposed on both sides of the channel region and having a conductive type opposite to that of the channel region, and memory functional units formed on both sides of the gate electrode and having a function of retaining charges.
REFERENCES:
patent: 5424979 (1995-06-01), Morii
patent: 5444656 (1995-08-01), Bauer et al.
patent: 5936888 (1999-08-01), Sugawara
patent: 6411549 (2002-06-01), Pathak et al.
patent: 6434049 (2002-08-01), Trivedi et al.
patent: 5-81072 (1993-11-01), None
patent: 5-304277 (1993-11-01), None
patent: 9-116119 (1997-05-01), None
patent: 2001-156188 (2001-06-01), None
patent: 2001-156189 (2001-06-01), None
patent: 2001-230332 (2001-08-01), None
patent: 2002-190535 (2002-07-01), None
Iwase Yasuaki
Iwata Hiroshi
Morikawa Yoshinao
Nawaki Masaru
Shibata Akihide
Birch & Stewart Kolasch & Birch, LLP
Phung Anh
Sharp Kabushiki Kaisha
LandOfFree
Semiconductor memory device and programming method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and programming method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and programming method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3611988