Digital filter and method for performing a multiplication...

Pulse or digital communications – Equalizers

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C375S231000, C708S316000, C708S400000

Reexamination Certificate

active

07046723

ABSTRACT:
A digital and a multiplication method are described, which lead to an efficient architecture for a hardware implementation of digital FIR and IIR filters into FPGAs. The multiplications of input sample data and delayed sample data with filter coefficients are performed by addressing look-up tables in which corresponding multiplication results are prestored. The size of the look-up tables is reduced by storing only those multiplication results which cannot be obtained by a shifting operation performed on the other pre-stored multiplication results, the input sample data, or the delayed sample data. Thereby, the size of the look-up tables can be compressed significantly such that an implementation of large digital filters into FPGAs is possible.

REFERENCES:
patent: 4566075 (1986-01-01), Guttag
patent: 5117385 (1992-05-01), Gee
patent: 5255216 (1993-10-01), Blanz et al.
patent: 5453945 (1995-09-01), Tucker et al.
patent: 5457644 (1995-10-01), McCollum
“Digital Filter with Dual-Table Look-Up Multiply”; IBM Technical Disclosure Bulletin, US, IBM Corporation, New York, vol. 36, No. 11, pp. 301-303.
A. Peled, R. Liu and K. Steiglitz; “A Note on Implementation of Digital Filters”, IEEE Transactions on Audio and Electroacoustics, vol. 23, No. 4, Aug. 1975, pp. 387-389.
A. Tawfik, P. Agathoklis, and F. El-Guibaly; “New Low Roundoff Noise Realization of Second-Order Digital Filter Sections With Coefficients Which Are Sum Of Power-Of-Two”, Proceedings of the Midwest Symposium On Circuits and Systems, New York, IEEE, vol. 36, pp. 272-275.
International Search Report for PCT/EP99/02762.
The Role of Distributed Arithmetic in FPGA-based Signal Processing.
Digital Filter Design (Topics in Digital Signal Processing), T.W. Parks et al., 1987, pp. 140-142.
Chapter 7 “Implementation of Discrete-Time Systems”, Digital Signal Processing: Principles, Algorithms, and Applications, Third Edition, by Proakis et al, 1996, pp. 521-526.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Digital filter and method for performing a multiplication... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital filter and method for performing a multiplication..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital filter and method for performing a multiplication... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3605781

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.