Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – For plural devices
Reexamination Certificate
2006-07-25
2006-07-25
Gibson, Randy W. (Department: 2841)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
For plural devices
C174S262000, C174S263000, C174S264000, C174S265000, C174S266000, C361S780000, C361S767000, C361S768000
Reexamination Certificate
active
07081672
ABSTRACT:
A substrate is provided, which has a pattern of voltage supply vias extending through at least a portion of the substrate. Each of a plurality of the voltage supply vias is surrounded by four of the voltage supply vias of a same polarity in four orthogonal directions and by four voltage supply vias of an opposite polarity in four diagonal directions.
REFERENCES:
patent: 4829404 (1989-05-01), Jensen
patent: 5219639 (1993-06-01), Sugawara et al.
patent: 6037044 (2000-03-01), Giri et al.
patent: 6191479 (2001-02-01), Herrell et al.
patent: 6590479 (2003-07-01), Yoshida et al.
patent: 6762366 (2004-07-01), Miller et al.
patent: 6768206 (2004-07-01), Hosomi
patent: 6833513 (2004-12-01), Ahmad
patent: 2002/0159243 (2002-10-01), Ogawa et al.
patent: 2003/0043560 (2003-03-01), Clarkson et al.
patent: 2004/0003941 (2004-01-01), Duxbury et al.
patent: 2004/0194999 (2004-10-01), Tomita et al.
patent: 2005/0161254 (2005-07-01), Clink et al.
Ghahghahi Farshad
Govind Anand
Thurairajaratnam Aritharan
Gibson Randy W.
LSI Logic Corporation
Nguyen Hoa C.
Westman Champlin & Kelly
LandOfFree
Substrate via layout to improve bias humidity testing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Substrate via layout to improve bias humidity testing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substrate via layout to improve bias humidity testing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3603957