Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2006-01-03
2006-01-03
Le, Thong Q. (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S230060
Reexamination Certificate
active
06982923
ABSTRACT:
In a semiconductor memory device, a plurality of memory cell arrays, and each of them includes a plurality of memory cells in a matrix. A mode control unit outputs a delay control signal, and an instruction execution unit accesses to the plurality of memory cells based on an address and an address buffer control signal supplied externally. A command control unit outputs the address buffer control signal to the instruction execution unit based on a command supplied externally and the delay control signal. The command control unit outputs the address buffer signal in synchronization with a clock signal when the delay control signal is in an inactive state and the command is a write command or a read command in an ordinary operation mode. When the delay control signal is in an active state and the command is the write command in a write instruction delay operation mode, also when the delay control signal is in the active state and the command is the read command in a read instruction delay operation mode.
REFERENCES:
patent: 4491910 (1985-01-01), Caudel et al.
patent: 5560036 (1996-09-01), Yoshida
patent: 10-504129 (1998-04-01), None
patent: 2000-40363 (2000-02-01), None
patent: 2000-132966 (2000-05-01), None
patent: 2000-268565 (2000-09-01), None
patent: 2001-93280 (2001-04-01), None
patent: 2002-25255 (2002-01-01), None
Elpida Memory Inc.
Scully Scott Murphy & Presser
LandOfFree
Semiconductor memory device adaptive for use circumstance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device adaptive for use circumstance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device adaptive for use circumstance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3598950