Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-07-04
2006-07-04
Rodriguez, Paul L. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C714S004110, C715S252000
Reexamination Certificate
active
07072819
ABSTRACT:
This debugging method exhaustively analyzes the impact of any set of given interrelated signal values in a digital circuit on the circuit's ability to satisfy a set of functional expectations. It accomplishes this automatically by inspecting paths in a binary decision diagram representation of the logical relationship between the signal values in the circuit. As the result, it is able to list all combinations of desirable values on these given signals, and therefore it can conclusively identify which signals are irrelevant and which signals are always involved while other signals are involved under certain known conditions.
REFERENCES:
patent: 5059897 (1991-10-01), Aton et al.
patent: 5469367 (1995-11-01), Puri et al.
patent: 5752000 (1998-05-01), McGeer et al.
patent: 5910897 (1999-06-01), Dangelo et al.
patent: 5923569 (1999-07-01), Kumashiro et al.
patent: 5983008 (1999-11-01), Kumashiro et al.
patent: 6057171 (2000-05-01), Chou et al.
patent: 6532440 (2003-03-01), Boppana et al.
Huang-S. Y. et al. “AutoFix: A Hybrid Tool for Automatic Logic Rectification” IEEE Sep. 1999, pp. 1376-1384.
Huang-S. Y. “ErrorTracer: Design Error Diagnosis based on Fault Simulation Techniques” IEEE Sep. 1999 pp. 1341-1352.
Lin-C.C. et al. “Logic Synthesis for Engineering Change” IEEE Mar. 1999, pp. 282-292.
Huang-S.Y. et al. “Fault Simulation based Design Error Diagnosis for Sequential Circuits” ACM Jun. 1998, pp. 632-637.
Veneris et al. “A Fast Algorithm for Locating and Correcting Simple Design Errors in VLSI Digital Circuits” IEEE Apr. 1997, pp. 45-50.
Huang et al. Incremental Logic Rectification IEEE Apr. 1997, pp. 143-149
Huang et al. “Error Tracer: A Fault Simulation-based Approach to Design Error Diagnosis” Nov. 1997 pp. 974-981.
Lin-C. C. et al. Logic Synthesis for Engineering Change. ACM Jun. 1995. p. 647-652.
Reddy et al. “On Correction of Multiple Design Errors” IEEE Feb. 1995. pp. 255-264.
Reddy et al. “On Error Correction in Macro-based Circuits” ACM Nov. 1994 p. 568-574.
Brand et al., “Incremental Synthesis” ACM Nov. 1994, pp. 14-18.
Kuehlmann et al., “Error Diagnosis for Transistor-Level Verification” ACM Jun. 1994, pp. 218-224.
Pomeranz et al., “A Method for Diagnosing Implementations Errors in Synchronous Sequential Circuits and its Implications on Synthesis” Sep. 1993, pp. 252-258.
Fujita et al., “Methods of Automatic Design Error Correction in Sequential Circuits” IEEE Sep. 1993. pp. 76-80.
Chung et al. “Diagnosis and Correction of Logic Design Errors in Digital Circuits” IEEE Jun. 1993, pp. 503-508.
Kuo et al., “Locating Logic Design Errors via Test Generation and Don't-Care Propagation” IEEE Sep. 1992, pp. 466-471.
Chung et al., “ACCORD: Automatic Catching and Correction of Logic Design Errors in Combination Circuits” IEEE Oct. 1992, pp. 747-751.
Wantanabe et al., “Incremental Synthesis for Engineering Changes” IEEE Nov. 1991. p. 40-43.
Tomita et al., “An Algorithm for Locating Logic Design Errors” IEEE Nov. 1990. pp. 468-467.
Liaw et al., “Efficient Automatic the Diagnosis and the Rectification of Design Errors with PRIAM” IEEE Nov. 1989. pp. 30-33.
Madre et al., “Automating the Diagnosis and the Rectification of Design Errors with PRIAM” IEEE Nov. 1989, p. 30-33.
Tamura-K.A., “Locating Functional Errors in Logic Circuits” ACM Jun. 1989, pp. 185-191.
Wan et al., “VHdbx: An X Window System based High-Level Debugger for the VHDL Simulation Environment” 1995 p. 358-360 IEEE Electron Devices Soc.
Li-Z, “Binary Decision Diagram for Computer-Aided Logic Design and Verification” 1991 Dissertation, Syracuse University 152 pages.
Wan et al., “VHdbx: An X Window System Based Hight-Level Debugger for the VHDL Simulation Environment” 1995. IEEE p. 358-360.
S.-Y. Huang et al, “AutoFix: a hybrid tool for automatic logic rectification” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 9, Sep. 1999, pp. 1376-1384, IEEE, U.S.A.
S.-Y. Huang and K.-T. Cheng, “ErrorTracer: design error diagnosis based on fault simulation techniques” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 9, Sep. 1999, pp. 1341-1352.
C.-C. Lin et al, “Logic synthesis for engineering change” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 3, Mar. 1999, pp. 282-292, IEEE, U.S.A.
S.-Y. Huang et al, “Fault simulation based design error diagnosis for sequential circuits” Proceedings Design Automation Conference, Jun. 1998, pp. 632-637, ACM, U.S.A.
A. G. Veneris and I.N. HAJJ, “A fast algorithm for locating and correcting simple design errors in VLSI digital circuits” Proceedings Great Lake Symposium on VLSI Design, Mar. 1997, pp. 45-50, IEEE, U.S.A.
S.-Y. Huang et al, “Incremental logic rectification” Proceedings VLSI Test Symposium, Apr. 1997, pp. 143-149, IEEE, U.S.A.
S.-Y. Huang et al, “ErrorTracer: a fault simulation-based approach to design error diagnosis” Proceedings International Test Conference, Nov. 1997, pp. 974-981, IEEE, U.S.A.
C.-C. Lin et al. “Logic synthesis for enginerring change” Proceedings Design Automation Conference, Jun. 1995, pp. 647-652, ACM, U.S.A.
I. Pomeranz and S. Reddy, “On correction of multiple design errors” IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, No. 2, Feb. 1995, pp. 255-264, IEEE U.S.A.
I. Pomeranz and S. M. Reddy, “On error in macro-based circuits” Proceedings International Conference on Computer-Aided Design, Nov. 1994, pp. 568-574, ACM, U.S.A.
D. Brand et al, “Incremental synthesis” Proceedings International Conference on Computer-Aided Design, Nov. 1994, pp. 14-18, ACM, U.S.A.
A. Kuehlmann et al, “Error diagnosis for transistor-level verification” Proceedings Design Automation Conference, Jun. 1994, pp. 218-224, ACM, U.S.A.
I. Pomeranz and S.M. Reddy, “A method for diagnosing implementations errors in synchronous sequential circuits and its implications on synthesis” Proceedings European Conference on Design Automation, Sep. 1993, pp. 252-258, IEEE.
M. Fujita, “Methods for automatic design error correction in sequential circuits” Proceedings European Conference on Design Automation, Sep. 1993, pp. 76-80, IEEE.
P.-Y. Chung et al, “Diagnosis and correction of logic design errors in digital circcuits” Proceedings Design Automation Conference, Jun. 1993, pp. 503-508, IEEE, U.S.A.
S.-Y-. Kuo, “Locating logic design errors via test generation and don't care propagation” Proceedings European Design Automation Conference, Sep. 1992, pp. 466-471, IEEE.
P.-Y. Chung and I.N. Hajj, “Accord: automatic catching and correction of logic design errors in combinational circuits” Proceedings International Test Conference, Oct. 1992, pp. 742-751, IEEE. U.S.A.
Y. Watanabe and R. Brayton, “Incremental synthesis for engineering changes” Proceedings International Conference on Computer-Aided Design, Nov. 1991, pp. 40-43, IEEE, U.S.A.
M. Tomita et al, “An algorithm for locating logic design errors” Proceedings International Conference on Computer-Aided Design, Nov. 1990, pp. 468-471, IEEE, U.S.A.
H.-T. Liaw et al, “Efficient automatic diagnosis of digital circuits” Proceedings International Conference on Computer-Aided Design, Nov. 1990, pp. 464-467, IEEE, U.S.A.
J.C. Madre et al, “Automating the diagnosis and the rectification of design errors with PRIAM” Proceedings International Conference on Computer-Aided Design, Nov. 1989, pp. 30-33, IEEE, U.S.A.
K.A. Tamura, “Locating functional errors in logic circuits” Proc
Rodriguez Paul L.
Stevens Tom
LandOfFree
Method for locating functional mistakes in digital circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for locating functional mistakes in digital circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for locating functional mistakes in digital circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3598285