Suppressing digital-to-analog converter (DAC) error

Details Suppressing digital-to-analog converter (DAC) error Suppressing digital-to-analog converter (DAC) error

2006-05-30

2006-05-30

Wamsley, Patrick (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Digital to analog conversion

C341S118000

Reexamination Certificate

active

07053808

ABSTRACT:
A digital-to-analog converter (DAC) error suppression arrangement suppresses DAC error arising from mismatched elements contained in a DAC (640and/or645) that is part of a modulator (FIG.6). A low pass averaging (LPA) index decoder650controls a shifting arrangement635to shift a digital word T2derived from modulator output Y so that the DAC error distribution constitutes a low pass profile (FIG.5). Thus, DAC error is suppressed at higher frequencies (close to half the sampling rate), thereby providing improved spurious free dynamic range (SFDR). The LPA index decoder650causes the shifting arrangement635to shift the digital word T2using only a single pointer per clock cycle.

REFERENCES:
patent: 4193118 (1980-03-01), Nash et al.
patent: 5406283 (1995-04-01), Leung
patent: 6304608 (2001-10-01), Chen et al.
patent: 6314156 (2001-11-01), Moll et al.
patent: 6344812 (2002-02-01), Takeda et al.
patent: 6373418 (2002-04-01), Abbey
patent: 6518899 (2003-02-01), Yu
patent: 6535155 (2003-03-01), Ruha et al.
patent: 6611221 (2003-08-01), Soundarapandian et al.
patent: 6697003 (2004-02-01), Chen
patent: 6697004 (2004-02-01), Galton et al.
patent: 6737999 (2004-05-01), Schreier
patent: 6738004 (2004-05-01), Melanson
patent: 6784816 (2004-08-01), Melanson et al.
patent: 6795003 (2004-09-01), Wang et al.
patent: 6803869 (2004-10-01), Melanson et al.
patent: 6867721 (2005-03-01), Lin
patent: 6950050 (2005-09-01), Jordan
Rombouts et al, “A Study of Dynamic Element-Matching Techniques for 3-Level Unit Elements,” Nov. 2000, IEEE Transactions on Circuits and Systems, vol. 47, No. 11, p. 1177-1187.
J. Fattaruso, S. Kiriaki, M. de Wit, and G. Warwar, “Self-Calibration Technidques for a Second-Order Multibit Sigma-Delta Modulator,”IEEE Journal of Solid-State Circuits, vol. 28, No. 12, pp. 1216-1223, Dec. 1993.
F. Chen and B. Leung, “A High Resolution Multibit Sigma-Delta Modulator with Individual Level Averaging,”1994 Symposium on VLSI Circuits Digest of Technical Papers, pp. 101-102, 1994, no month.
R. Baird and T. Fiez, “Linearity Enhancement of Multibit Delta Sigma A/D and D/A Converters Using Data Weighted Averaging,”IEEE Transactions on Circuits and System-II: Analog and Digital Signal Processing, vol. 42, No. 12, pp. 753-762, Dec. 1995.
I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao and S. Chan, “A 90 dB SNR, 2.5 MHz Output Rate ADC using Cascaded Multibit Delta Sigma Modulation at 8x Oversampling Ratio,”2000 IEEE International Solid-State Circuits Conference(ISSCC), (WA 20.3) (2000), no month.

Affiliated with

Also associated with

Rating

Suppressing digital-to-analog converter (DAC) error does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Suppressing digital-to-analog converter (DAC) error, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Suppressing digital-to-analog converter (DAC) error will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3593328