Television – Camera – system and detail – Combined image signal generator and general image signal...
Reexamination Certificate
2006-04-25
2006-04-25
Ye, Lin (Department: 2615)
Television
Camera, system and detail
Combined image signal generator and general image signal...
C348S305000, C348S230100
Reexamination Certificate
active
07034868
ABSTRACT:
A pixel clock is switched to a high speed for reading culled pixel data from a CCD or switched to a low speed for reading all pixels from the CCD when picking up an image of an object, so that a main memory stores a first field initially read from the CCD and an RPU reads the first field from the main memory in synchronization with reading of a subsequent second field for executing a series of image processing in real time. The main memory stores the processed data. A CPU reads the processed data from the main memory, compresses the processed data and thereafter stores the same in a storage medium. Thus provided is an image processing circuit capable of increasing a frame rate for finder display and efficiently executing image processing at a high speed.
REFERENCES:
patent: 4710801 (1987-12-01), Kunzinger
patent: 5444483 (1995-08-01), Maeda
patent: 5581298 (1996-12-01), Sasaki et al.
patent: 5734424 (1998-03-01), Sasaki
patent: 5739867 (1998-04-01), Eglit
patent: 5920343 (1999-07-01), Watanabe et al.
patent: 6266101 (2001-07-01), Suto
patent: 6377301 (2002-04-01), Hieda
patent: 6480230 (2002-11-01), Honma
patent: 6493025 (2002-12-01), Kiriyama et al.
patent: 6628328 (2003-09-01), Yokouchi et al.
patent: 6762792 (2004-07-01), Matsumura
patent: 6961085 (2005-11-01), Sasaki
patent: 2004/0085462 (2004-05-01), Sasaki
patent: 10-191172 (1998-07-01), None
patent: 11-112882 (1999-04-01), None
patent: 2000-236473 (2000-08-01), None
U.S. Appl. No. 09/985,373, filed Nov. 2, 2001, Sasaki.
U.S. Appl. No. 10/694,914, filed Oct. 29, 2003, Sasaki.
U.S. Appl. No. 10/694,913, filed Oct. 29, 2003, Sasaki.
U.S. Appl. No. 10/694,909, filed Oct. 29, 2003, Sasaki.
U.S. Appl. No. 09/459,574, filed Dec. 13, 1999, Pending.
U.S. Appl. No. 09/504,082, filed Feb. 15, 2000, Pending.
U.S. Appl. No. 09/964,458, filed Sep. 28, 2001, Pending.
U.S. Appl. No. 09/985,373, filed Nov. 2, 2001, Pending.
Mega Chips Corporation
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
Ye Lin
LandOfFree
Image processing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image processing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image processing circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3587105