Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-09-05
2006-09-05
Rodriguez, Paul L. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S013000, C716S030000, C716S030000
Reexamination Certificate
active
07103522
ABSTRACT:
Techniques for estimating a body voltage of one or more transistors which form digital partially depleted silicon-on-insulator circuit, and for using estimated voltages to analyze electrical properties of the circuit, are disclosed. In one technique, device models are obtained and abstracted to generate simplified electrical descriptions of the transistors. The circuit topology is checked to generate sets of accessible states for the transistors that are indicative of whether a connection between a source or a drain of a transistor and either a power supply or ground exists. Next, sets of reference state body voltage minima and reference state body voltage maxima are determined for each of the transistors based on corresponding simplified electrical descriptions and corresponding sets of accessible states. Finally, a target state body voltage minima and a target state body voltage maxima are ascertained, one for each transistor, based on the determined sets of reference state body voltage minima and reference state body voltage maxima.
REFERENCES:
patent: 6023577 (2000-02-01), Smith et al.
patent: 6141632 (2000-10-01), Smith et al.
patent: 6281737 (2001-08-01), Kuang et al.
patent: 6429684 (2002-08-01), Houston
patent: 6442735 (2002-08-01), Joshi et al.
patent: 6490546 (2002-12-01), Kimmel et al.
patent: 6567773 (2003-05-01), Rahmat et al.
patent: 2003/0078763 (2003-04-01), Chuang et al.
Shepard, K.L. et al. “Body-Voltage Estimation in Digital PD-SOI Circuits and Its Application to Static Timing Analysis”. 1999 IEEE/ACM Int'l Conf. on CAD, Nov. 7-11, 1999. pp. 531-538.
Shepard, K.L . et al. “Harmony: Static Noise Analysis of Deep Submicron Digital Integrated Circuits”. 1999 IEEE Transactions on CAD of Integrated Circuits and Systems. Aug. 1999. pp. 1132-1150.
Shepard, K.L. “Design Methodologies for Noise in Digital Integrated Circuits”. 1998 ACM/IEEE Design Automation Conference. 1998. pp. 94-99.
Chuang, C.T. “Design Considerations of SOI Digital CMOS VLSI”. Proc. 1998 Int'l SOI Conf. Oct. 5-8, 1998. pp. 5-8.
Puri, R. and Chuang, C.T. “SOI Digital Circuits: Design Issues”. 13th Int'l Conf. on VLSI Design. Jan. 3-7, 2000. pp. 474-479.
Sinitsky, D. et al. “Simulation of SOI Devices and Circuits using BSIM3SOI”. IEEE Electron Device Letters. Sep. 1998. pp. 323-325.
Tu, R. “Simulation of Floating Body Effect in SOI Circuits Using BSIM3SOI”. 1997 Int'l Symposium on VLSI Technology, Systems, and Applications, 1997. Jun. 3-5, 1997. pp. 339-342.
“ICCAD 1999: San Jose, California, USA”. http://www.informatik.uni-trier.de/˜ley/db/conf/iccad/iccad1999.html Printed Feb. 18, 2004.
Shepard, K. and Dae-Jin Kim. “Static Noise Analysis for Digital Integrated Circuits in Partially-Depleted Silicon-On—Insulator Technology.” Proc. 37thACM/IEEE DAC 2000. Jun. 200. pp. 239-242.
Lu et al., “Floating-body Effects in Partially SOI CMOS circuits”, 32 IEEE J. Solid-Stated Circuits 1241 (1997).
D.H. Allen et al., “A 0.20 ÿm 1.8 V SOI 550 MhZ 64b Power PC Microprocessor with Cu Interconnects”, Digest Tech. Papers, ISSCC, pp. 438-439, (1999).
C.T. Chuang et al., “SOI Digital CMOS VLSI—A Design Perspective”, 36th ACM/IEEE Design Automation Concerence, pp. 709-714, (1999).
J. Gautier et al., “On the Transient Operation of Partially Depleted SOI NMOSFET's”, 16 IEEE Electron Device Letters 498 (1995).
R. Puri et al., “Hysteresis Effect in Pass-Transistor-Based Partially-Depleted SOI CMOS Circuits”, Proc. Int'l SOI Conf., 1998.
Baker & Botts LLP
Rodriguez Paul L.
Sharon Ayal
The Trustees of Columbia University in the City of New York
LandOfFree
Methods for estimating the body voltage of digital partially... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for estimating the body voltage of digital partially..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for estimating the body voltage of digital partially... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3582358