Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-05-23
2006-05-23
Le, Thong Q. (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
Reexamination Certificate
active
07050332
ABSTRACT:
A nonvolatile register includes at least one memory cell. The memory cell has one word gate and first and second nonvolatile memory elements controlled by first and second control gates, respectively. Data is stored in one of the first and second nonvolatile memory elements, and the other of the first and second nonvolatile memory elements does not function as an element which stores data.
REFERENCES:
patent: 5408115 (1995-04-01), Chang
patent: 5422504 (1995-06-01), Chang et al.
patent: 5494838 (1996-02-01), Chang et al.
patent: 5969383 (1999-10-01), Chang et al.
patent: 6067598 (2000-05-01), Roohparvar et al.
patent: 6104634 (2000-08-01), Rochard
patent: 6177318 (2001-01-01), Ogura et al.
patent: 6248633 (2001-06-01), Ogura et al.
patent: 6255166 (2001-07-01), Ogura et al.
patent: 6304497 (2001-10-01), Roohparvar
patent: 6735121 (2004-05-01), Yoshida
patent: 6807105 (2004-10-01), Ogura et al.
patent: 6809385 (2004-10-01), Ebina et al.
patent: A 7-161851 (1995-06-01), None
patent: B1 2978477 (1999-09-01), None
patent: A 2001-156188 (2001-06-01), None
U.S. Appl. No. 09/955,158, filed Sep. 19, 2001, Kanai et al.
U.S. Appl. No. 09/955,160, filed Sep. 19, 2001, Kanai et al.
U.S. Appl. No. 10/115,913, filed Apr. 5, 2002, Kamei.
U.S. Appl. No. 10/115,956, filed Apr. 5, 2002, Kamei.
U.S. Appl. No. 10/153,611, filed May 24, 2002, Owa.
U.S. Appl. No. 10/153,686, filed May 24, 2002, Owa.
U.S. Appl. No. 10/153,736, filed May 24, 2002, Owa.
U.S. Appl. No. 10/157,896, filed May 31, 2002, Kamei et al.
U.S. Appl. No. 10/157,897, filed May 31, 2002, Kamei et al.
U.S. Appl. No. 10/193,066, filed Jul. 12, 2002, Kanai.
U.S. Appl. No. 10/193,602, filed Jul. 12, 2002, Kanai.
U.S. Appl. No. 10/197,643, filed Jul. 18, 2002, Kanai et al.
U.S. Appl. No. 10/197,644, filed Jul. 18, 2002, Kamei.
U.S. Appl. No. 10/197,645, filed Jul. 18, 2002, Natori.
U.S. Appl. No. 10/197,646, filed Jul. 18, 2002, Kanai.
U.S. Appl. No. 10/197,668, filed Jul. 18, 2002, Kanai.
U.S. Appl. No. 10/229,064, filed Aug. 28, 2002, Kamei.
U.S. Appl. No. 10/246,486, filed Sep. 19, 2002, Natori.
U.S. Appl. No. 10/246,665, filed Sep. 19, 2002, Natori.
U.S. Appl. No. 10/246,708, filed Sep. 19, 2002, Natori.
U.S. Appl. No. 10/246,727, filed Sep. 19, 2002, Natori.
U.S. Appl. No. 10/323,921, filed Dec. 20, 2002, Natori.
U.S. Appl. No. 10/356,644, filed Feb. 3, 2003, Kamei et al.
U.S. Appl. No. 10/361,573, filed Feb. 11, 2003, Kamei et al.
U.S. Appl. No. 10/377,707, filed Mar. 15, 2002, Kamei et al.
U.S. Appl. No. 10/377,699, filed Mar. 4, 2003, Kamei et al.
U.S. Appl. No. 10/385,506, filed Mar. 12, 2003, Kamei et al.
U.S. Appl. No. 10/385,661, filed Mar. 12, 2003, Kamei et al.
Hayashi et al., “Twin MONOS Cell with Dual Control Gates”, 2000 IEEE VLSI Technology Digest of Technical Papers.
Chang et al., “A New SONOS Memory Using Source-Side Injection for Programming”, IEEE Electron Device Letters, vol. 19, No. 7, Jul. 1998, pp. 253-255.
Chen et al., “A Novel Flash Memory Device with S Plit Gate Source Side Injection and ONO Charge Storage Stack (SPIN)”, 1997, VLSI Technology Digest, pp. 63-64.
Kamei Teruhiko
Kanai Masahiro
Le Thong Q.
Oliff & Berridg,e PLC
Seiko Epson Corporation
LandOfFree
Nonvolatile register and semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile register and semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile register and semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3581585