Non-volatile semiconductor memory device and method of...

Details Non-volatile semiconductor memory device and method of... Non-volatile semiconductor memory device and method of...

2006-04-18

2006-04-18

Ho, Hoai (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185110

Reexamination Certificate

active

07031198

ABSTRACT:
In a non-volatile semiconductor memory device of the present invention, in the case of reading information from a second non-volatile memory element of an (i)-th twin memory cell and from a first non-volatile memory element of an (i+1)-th twin memory cell in the row direction, where i is an integer of not less than 1, the process senses an (i−1)-th bit line connecting with a first non-volatile memory element of the (i)-th twin memory cell, so as to detect an electric current running between the (i−1)-th bit line and an (i)-th bit line connecting with the second non-volatile memory element of the (i)-th twin memory cell, via the second non-volatile memory element of the (i)-th twin memory cell. The process also senses an (i+1)-th bit line connecting with a second non-volatile memory element of the (i+1)-th twin memory cell, so as to detect an electric current running between the (i+1)-th bit line and the (i)-th bit line connecting with the first non-volatile memory element of the (i+1)-th twin memory cell, via the first non-volatile memory element of the (i+1)-th twin memory cell. This arrangement enhances the access speed of the non-volatile semiconductor memory device consisting of twin memory cells.

REFERENCES:
patent: 5408115 (1995-04-01), Chang
patent: 5422504 (1995-06-01), Chang et al.
patent: 5494838 (1996-02-01), Chang et al.
patent: 5969383 (1999-10-01), Chang et al.
patent: 6177318 (2001-01-01), Ogura et al.
patent: 6248633 (2001-06-01), Ogura et al.
patent: 6249464 (2001-06-01), Silver et al.
patent: 6255166 (2001-07-01), Ogura et al.
patent: 6459622 (2002-10-01), Ogura et al.
patent: 6531350 (2003-03-01), Satoh et al.
patent: 2002/0181267 (2002-12-01), Owa
patent: 2002/0191441 (2002-12-01), Owa
patent: 2002/0191453 (2002-12-01), Owa
patent: 2003/0002343 (2003-01-01), Kanai et al.
patent: 2003/0002344 (2003-01-01), Kanai et al.
patent: 2003/0020123 (2003-01-01), Kanai
patent: 2003/0021167 (2003-01-01), Kamei
patent: 2003/0025149 (2003-02-01), Kanai
patent: 2003/0025150 (2003-02-01), Kanai et al.
patent: 2003/0027411 (2003-02-01), Kanai
patent: 2003/0031064 (2003-02-01), Natori
patent: 2003/0034530 (2003-02-01), Kamei
patent: 2003/0048674 (2003-03-01), Kanai
patent: 2003/0072191 (2003-04-01), Kamei
patent: 2003/0072193 (2003-04-01), Kamei et al.
patent: 2003/0072194 (2003-04-01), Kamei et al.
patent: 2003/0076717 (2003-04-01), Natori
patent: 2003/0095443 (2003-05-01), Natori
patent: 2003/0103388 (2003-06-01), Natori
patent: A 7-161851 (1995-06-01), None
patent: B1 2978477 (1999-09-01), None
patent: A 2001-156188 (2001-06-01), None
U.S. Appl. No. 10/338,834, filed Jan. 9, 2003, Natori.
U.S. Appl. No. 10/446,827, filed May 29, 2003, Kanai.
U.S. Appl. No. 10/373,166, filed Feb. 26, 2003, Kamei et al.
U.S. Appl. No. 10/338,833, filed Jan. 9, 2003, Natori.
U.S. Appl. No. 10/246,665, filed Sep. 19, 2002, Natori.
Yutaka Hayashi et al., “Twin MONOS Cell with Dual Control Gates,” 2000, IEEE VLSI Technology Digest of Technical Papers, pp. 122-123.
Kuo-Tang Chang et al., “A New SONOS Memory Using Source-Side Injection for Programming,” IEEE Electron Device Letters, vol. 19, No. 7, Jul. 1998, pp. 253-255.
Wei-Ming Chen et al., “A Novel Flash Memory Device with S Plit Gate Source Side Injection and ONO Charge Storage Stack (SPIN),” 1997, VLSI Technology Digest, pp. 63-64.
U.S. Appl. No. 10/361,573, filed Feb. 11, 2003, Kamei et al.
U.S. Appl. No. 10/385,661, filed Mar. 13, 2003, Kamei.
U.S. Appl. No. 10/385,506, filed Mar. 12, 2003, Kamei et al.
U.S. Appl. No. 10/377,699, filed Mar. 4, 2003, Kamei et al.
U.S. Appl. No. 10/229,064, filed Aug. 28, 2002, Kamei.
U.S. Appl. No. 10/356,644, filed Feb. 3, 2003, Kamei et al.
U.S. Appl. No. 10/323,921, filed Dec. 20, 2002, Natori.
U.S. Appl. No. 10/377,707, filed Mar. 4, 2003, Kamei et al.

Affiliated with

Also associated with

Rating

Non-volatile semiconductor memory device and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile semiconductor memory device and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device and method of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3576142