Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support
Reexamination Certificate
2006-05-16
2006-05-16
Richards, N. Drew (Department: 2815)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Metallic housing or support
C438S128000
Reexamination Certificate
active
07045395
ABSTRACT:
A method is proposed for fabricating a TFBGA (Thin & Fine Ball-Grid Array) package with embedded heat spreader. Conventionally, since an individual TFBGA package is quite small in size, it would be highly difficult to incorporate an embedded heat spreader therein. As a solution to this problem, the proposed method utilizes a single substrate predefined with a plurality of package sites, and further utilizes a heat-spreader frame including an integrally-formed matrix of heat spreaders each corresponding to one of the package sites on the substrate. A batch of semiconductor chips are then mounted on the respective package sites on the substrate. During the encapsulation process, a single continuous encapsulation body is formed to encapsulate the entire heat-spreader frame and all the semiconductor chips. After ball implantation, a singulation process is performed to cut apart the encapsulation body into individual package units, each serving as the intended TFBGA package. In the foregoing process, since the entirety of the heat-spreader frame is relatively large in size as compared to the size of an individual TFBGA package, it can be easily handled, so that the embedding of a heat spreader in each package unit can be easily carried out.
REFERENCES:
patent: 5216278 (1993-06-01), Lin et al.
patent: 5334872 (1994-08-01), Ueda et al.
patent: 5776798 (1998-07-01), Quan et al.
patent: 5789820 (1998-08-01), Yamashita
patent: 5822848 (1998-10-01), Chiang
patent: 5872395 (1999-02-01), Fujimoto
patent: 5959349 (1999-09-01), Wensel
patent: 5976912 (1999-11-01), Fukutomi et al.
patent: 5977626 (1999-11-01), Wang et al.
patent: 6061241 (2000-05-01), Handforth et al.
patent: 6117704 (2000-09-01), Yamaguchi et al.
patent: 6117705 (2000-09-01), Glenn et al.
patent: 6127724 (2000-10-01), DiStefano
patent: 6188578 (2001-02-01), Lin et al.
patent: 6258630 (2001-07-01), Kawahara
patent: 6265771 (2001-07-01), Ference et al.
patent: 6268654 (2001-07-01), Glenn et al.
patent: 6314639 (2001-11-01), Corisis
patent: 61188999 (1986-08-01), None
Wolf et al.; Silicon Processing for the VLSI Era, vol. 1, Process Technology, 2nd edition; Lattice Press; Sunset Beach, CA; 2000; pp. 857-860.
Lo Randy H. Y.
Wu Chi-Chuan
Corless Peter F.
Edwards Angell Palmer & & Dodge LLP
Jensen Steven M.
Richards N. Drew
Siliconware Precision Industries Co. Ltd.
LandOfFree
Method of fabricating a thin and fine ball-grid array... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a thin and fine ball-grid array..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a thin and fine ball-grid array... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3575823