Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Timing
Reexamination Certificate
2006-05-02
2006-05-02
Ferris, Fred (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Timing
C703S013000, C703S014000, C703S015000, C716S030000, C716S030000
Reexamination Certificate
active
07039576
ABSTRACT:
A system designed, including commercially distributed modules protected as intellectual property (IP), is verified in a manner that the IP provider and the user communicate with each other over a communication line to complete the system design verification. A system verification equipment to be operated by the IP provider receives from the system designer across the communication line an input vector at time n to a module provided to the system designer who designed the system integrated using one or more provided IP modules. After simulating the module operation with the input vector, the verification equipment returns an output vector obtained at time n+1 to the system designer over the communication line. The verification equipment examines the input vectors to the provided IP modules and records statistics information thereof, based on which the provider will quantitatively understand how the provided modules have been used. Such information is used by the provider to determine the specifications of modules to be provided next time and to market modules meeting user needs. The verification equipment determines the service charge for each IP user by the quantity of load worked on its verification system to fulfill the service, according to the quantity of input vector data transmitted to the equipment by the user. Furthermore, the verification equipment encrypts vector data before transmitting it across the communication line and decrypts vector data after receiving it over the line such that the data is prevented from intercepted by a third party.
REFERENCES:
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 6102961 (2000-08-01), Lee et al.
patent: 6157947 (2000-12-01), Watanabe et al.
patent: 6446243 (2002-09-01), Huang et al.
patent: 6587995 (2003-07-01), Duboc et al.
patent: 6634008 (2003-10-01), Dole
patent: 6654935 (2003-11-01), Ara et al.
patent: 6687710 (2004-02-01), Dey
patent: 6782511 (2004-08-01), Frank et al.
patent: 6904527 (2005-06-01), Parlour et al.
patent: 2002/0073380 (2002-06-01), Cooke et al.
patent: 2002/0188910 (2002-12-01), Zizzo
patent: 2003/0115564 (2003-06-01), Chang et al.
patent: 2002024311 (2002-01-01), None
A. Marquez, Esq. Juan Carlos
Ferris Fred
Fisher Esq. Stanley P.
Reed Smith LLP
Renesas Technology Corporation
LandOfFree
System verification equipment, system verification method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System verification equipment, system verification method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System verification equipment, system verification method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3566862