Method/apparatus for conversion of higher order bits of...

Details Method/apparatus for conversion of higher order bits of... Method/apparatus for conversion of higher order bits of...

2006-01-24

2006-01-24

Mai, Tan V. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

C708S495000

Reexamination Certificate

active

06990505

ABSTRACT:
A floating point unit capable of converting a 64-bit integer number to a floating point format is provided. The floating point unit includes an 11-bit zero/one complement detect circuitry in an exponent datapath of the floating point unit, where the 11-bit zero/one complement detect circuitry is used to determine a shift count for a right shifter in a large exponent difference mantissa datapath of the floating point unit. The 11-bit zero/one complement detect circuitry determines shift counts based on particular bit groupings of the 64-bit operand.

REFERENCES:
patent: 5432727 (1995-07-01), Ahmed
patent: 6131104 (2000-10-01), Oberman
patent: 6282554 (2001-08-01), Abdallah et al.
patent: 6301594 (2001-10-01), Ahmed
patent: 6397239 (2002-05-01), Oberman et al.

Affiliated with

Also associated with

Rating

Method/apparatus for conversion of higher order bits of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method/apparatus for conversion of higher order bits of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method/apparatus for conversion of higher order bits of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3563462