Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2006-01-03
2006-01-03
Le, Uyen (Department: 2163)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S036000
Reexamination Certificate
active
06983357
ABSTRACT:
A method and apparatus for accelerating an object-oriented programming language are provided at a hardware gate level. In a Java-compliant embodiment, a Java Application framework is implemented in hardware. The Java.AWT, Java.NET. and Java.IO application frameworks are supported in the preferred embodiment of the invention. Instances and methods of supported application framework classes that are executed by a Java program are offloaded to a hardware object management system. A software stub is provided as an interface between the hardware object management system and the central processing unit.
REFERENCES:
patent: 4807111 (1989-02-01), Cohen et al.
patent: 4839851 (1989-06-01), Maki
patent: 5455599 (1995-10-01), Cabral et al.
patent: 5544357 (1996-08-01), Huei
patent: 5581686 (1996-12-01), Koppolu et al.
patent: 5596702 (1997-01-01), Stucka et al.
patent: 5621434 (1997-04-01), Marsh
patent: 5650941 (1997-07-01), Coelho et al.
patent: 5664162 (1997-09-01), Dye
patent: 5680605 (1997-10-01), Torres
patent: 5734852 (1998-03-01), Zias et al.
patent: 5754556 (1998-05-01), Ramseyer et al.
patent: 5778178 (1998-07-01), Arunachalam
patent: 5854750 (1998-12-01), Phillips et al.
patent: 5870622 (1999-02-01), Gulick et al.
patent: 5877764 (1999-03-01), Feitelson et al.
patent: 5918051 (1999-06-01), Savitzky et al.
patent: 5923892 (1999-07-01), Levy
patent: 5946487 (1999-08-01), Dangelo
Abdelguerfi et al, “A hardware accelerator for smart information systems”, IEEE 1993, pp. 323-327.
Skorc et al, “Architectural requirements for multimedia image compression and a solution based on VLSI hardware accelerator”, IEEE 1994, pp. 312-320.
Tomiyasu et al, “KUMP/D: the Kyushu university multi-media processor”, IEEE 1995, pp. 367-374.
S. Kang, “High performance hardware accelerator for design-error simulation”, IEE Proc. Circuit Devices Syst. vol. 144, No. 2, Apr. 1997, pp. 81-87.
David M. Lewis, “A programmable hardware accelerator for compiled electrical simulation”, IEEE 1988, pp. 172-177.
Case, “Implementing the Java Virtual Machine” Microprocessor Report, Mar. 1996.
Wayner, “San Gambles on Java Chips” Byte, Nov. 1996.
Koyama Ryo
Minami John Shigeto
Poff Thomas C.
Le Uyen
NVIDIA Corporation
Zilka-Kotab, PC
LandOfFree
Hardware accelerator for an object-oriented programming... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware accelerator for an object-oriented programming..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware accelerator for an object-oriented programming... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3562847