Hetero-junction bipolar transistor and the method for...

Active solid-state devices (e.g. – transistors – solid-state diode – Heterojunction device – Bipolar transistor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S646000

Reexamination Certificate

active

07030429

ABSTRACT:
This invention provides a hetero-junction bipolar transistor with a new structure that prevent the corrector resistance from increasing as shrinking the size of the transistor. The bipolar transistor according to the invention comprises a substrate2, a collector layer6a, a base layer10aand an emitter layer12a. The collector layer6ais formed on a first region of the substrate. The base layer10ais formed on a second region of the substrate and has band gap energy smaller than that of the collector layer6aand that of the emitter layer12a. The plan shape of the first region is substantially same as that of the second region.

REFERENCES:
patent: 6885042 (2005-04-01), Yanagisawa et al.
patent: 6888180 (2005-05-01), Kotani et al.
patent: 6933545 (2005-08-01), Kawasaki et al.
patent: 2002/0105011 (2002-08-01), Yaegashi et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Hetero-junction bipolar transistor and the method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hetero-junction bipolar transistor and the method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hetero-junction bipolar transistor and the method for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3550234

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.