Method and apparatus for performing bit-aligned permute

Details Method and apparatus for performing bit-aligned permute Method and apparatus for performing bit-aligned permute

2006-03-21

2006-03-21

Frech, Karl D. (Department: 2876)

Registers

Records

Particular code pattern

C235S487000

Reexamination Certificate

active

07014122

ABSTRACT:
A method and apparatus for performing bit-aligned permute are disclosed. A select register, a pair of data registers and a target register are provided. The entries of the select register is preloaded with a set of bit indices. Each of the bit indices points to a desired bit location within the data registers. The byte information stored in the data registers are then copied to the target register according to the bit indices within the select register.

REFERENCES:
patent: 5481685 (1996-01-01), Nguyen et al.
patent: 5805850 (1998-09-01), Luick
patent: 2002/0091916 (2002-07-01), Dowling

Affiliated with

Also associated with

Rating

Method and apparatus for performing bit-aligned permute does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for performing bit-aligned permute, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing bit-aligned permute will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3544285