Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-01-03
2006-01-03
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S161000, C327S115000, C327S116000, C327S276000, C327S395000
Reexamination Certificate
active
06982579
ABSTRACT:
Digital delay-locked loops (DLLs) and methods are provided for signal frequency multiplication. Analog delay elements of typical frequency-multiplying DLLs are replaced with digital and digitally-controlled elements including a variable delay line. The number of unit delay elements in the delay line can be selected to produce a desired output signal delay. Phase-mixing of multiple variable delay line outputs achieves finer delay-time adjustments.
REFERENCES:
patent: 4985639 (1991-01-01), Renfrow et al.
patent: 5355097 (1994-10-01), Scott et al.
patent: 5463337 (1995-10-01), Leonowich
patent: 5663665 (1997-09-01), Wang et al.
patent: 5751665 (1998-05-01), Tanoi
patent: 5789927 (1998-08-01), Belcher
patent: 5872488 (1999-02-01), Lai
patent: 6100736 (2000-08-01), Wu et al.
patent: 6194916 (2001-02-01), Nishimura et al.
patent: 6194947 (2001-02-01), Lee et al.
patent: 6295328 (2001-09-01), Kim et al.
patent: 6313688 (2001-11-01), Lee et al.
patent: 6326826 (2001-12-01), Lee et al.
patent: 6366148 (2002-04-01), Kim
patent: 6393083 (2002-05-01), Beukema
patent: 6512408 (2003-01-01), Lee et al.
patent: 6573771 (2003-06-01), Lee et al.
patent: 6618283 (2003-09-01), Lin
patent: 6642760 (2003-11-01), Alon et al.
patent: 6661863 (2003-12-01), Toosky
patent: 6762633 (2004-07-01), Lee
patent: 6768361 (2004-07-01), Kwak
patent: 6812763 (2004-11-01), Lin
patent: 2003/0219088 (2003-11-01), Kwak
patent: 2004/0217789 (2004-11-01), Kwak et al.
Jong-Tae Kwak,A Low Cost High Performance Register-Controlled Digital DLL for 1 Gbps x32 DDR SDRAM, The 8th Korean Conference on Semiconductors, Feb. 2001.
Ramin Farjad-Rad,A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in Highly Integrated Digital Chips, IEEE Journal of Solid-State Circuits, vol. 37,. Nov. 12, Dec. 2002, p. 1804-1812.
Callahan Timothy P.
Chasan Michael J.
Fish & Neave IP Group of Ropes & Gray LLP
Luu An T.
Micro)n Technology, Inc.
LandOfFree
Digital frequency-multiplying DLLs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital frequency-multiplying DLLs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital frequency-multiplying DLLs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3538254