Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2006-01-24
2006-01-24
Tran, Andrew Q. (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S230030, C365S189080, C365S219000
Reexamination Certificate
active
06990043
ABSTRACT:
A plurality of logic circuits access a DRAM block by way of an access circuit. The operation clock for the DRAM block is set at a higher frequency than the system clock for the logic circuits. Outputs of a first bit width from the logic circuits are subjected to serial/parallel conversion into data of a second bit width and the data is written into the DRAM block.
REFERENCES:
patent: 6219072 (2001-04-01), Tanaka et al.
patent: 6646939 (2003-11-01), Kwak
patent: 2003/0021175 (2003-01-01), Kwak
patent: 2003/0202383 (2003-10-01), Shiota et al.
patent: 11-102362 (1999-04-01), None
Hideo Ohwada, et al. “A Single-Chip Band-Segmented-Transmission OFDM Demodulator for Digital Terrestrial Television Broadcasting”, 2001 IEEE International Solid-State Circuits Conference, pp. 334-335, 462.
Toshiba Semiconductor Company, “Embedded DRAM technology” <http://www.semicon.toshiba.co.jp/prd/asic/index.html>.
Kuroda Naoki
Nakai Yuji
Matsushita Electric - Industrial Co., Ltd.
McDermott Will & Emery LLP
Tran Andrew Q.
LandOfFree
Semiconductor integrated circuit device having a common DRAM... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device having a common DRAM..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device having a common DRAM... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3531899