Method and apparatus to delay signal latching

Details Method and apparatus to delay signal latching Method and apparatus to delay signal latching

2005-08-16

2005-08-16

Nguyen, Minh (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S199000, C326S094000

Reexamination Certificate

active

06930522

ABSTRACT:
A first circuit is to generate a data signal containing data. A second circuit is to utilize said data, where the first and second circuits are commonly clocked by a latch signal, further a circuit has a first level sensitive latch to latch the data signal from the first circuit upon receiving by way of a delay circuit the latch signal, and a second level sensitive latch to latch an output signal of the first level sensitive latch to the second circuit upon receiving the latch signal. Other embodiments are also described and claimed.

REFERENCES:
patent: 4584683 (1986-04-01), Shimizu
patent: 4929850 (1990-05-01), Breuninger
patent: 4961013 (1990-10-01), Obermeyer, Jr. et al.
patent: 5068881 (1991-11-01), Dervisoglu et al.
patent: 5243456 (1993-09-01), Hirakata
patent: 5748018 (1998-05-01), Ishikawa
patent: 5878055 (1999-03-01), Allen
patent: 5905391 (1999-05-01), Mooney
Tocci Ronald et. al., Digital Systems, Prentice Hall, Sixth Edition, pp. 176-177.

Affiliated with

Also associated with

Rating

Method and apparatus to delay signal latching does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus to delay signal latching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to delay signal latching will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3520466