Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Reexamination Certificate
2005-11-15
2005-11-15
Zarabian, Amir (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Chip mounted on chip
C257S778000
Reexamination Certificate
active
06965166
ABSTRACT:
A semiconductor device including a first semiconductor chip, a second semiconductor chip bonded to the first semiconductor chip in a stacked relation, and a registration structure which causes the first and second semiconductor chips to be positioned with respect to each other by depression-projection engagement therebetween. The registration structure includes, for example, a registration recess provided on a surface of the first semiconductor chip, and a registration projection provided on a surface of the second semiconductor chip for engagement with the registration recess. The registration projection may be a spherical member provided on the surface of the second semiconductor chip.
REFERENCES:
patent: 4565314 (1986-01-01), Scholz
patent: 5757999 (1998-05-01), Tabuchi et al.
patent: 5904544 (1999-05-01), Zommer
patent: 6046910 (2000-04-01), Ghaem et al.
patent: 6133637 (2000-10-01), Hikita et al.
patent: 6225699 (2001-05-01), Ference et al.
patent: 6229319 (2001-05-01), Johnson
patent: 6236109 (2001-05-01), Hsuan et al.
patent: 6265775 (2001-07-01), Seyyedy
patent: 6271110 (2001-08-01), Yamaguchi et al.
patent: 2 274 201 (1994-07-01), None
patent: 6 283 663 (1994-10-01), None
patent: 60 76189 (1985-04-01), None
patent: 5-167004 (1993-07-01), None
patent: 5-343605 (1993-12-01), None
patent: 06112402 (1994-04-01), None
patent: 08222571 (1996-08-01), None
patent: 8-340001 (1996-12-01), None
patent: 9 80273 (1997-03-01), None
patent: 11-312700 (1999-11-01), None
patent: 11-330120 (1999-11-01), None
Hikita Junichi
Nakagawa Yoshikazu
Yamamoto Koji
Rabin & Berdo P.C.
Rohm & Co., Ltd.
Rose Kiesha
Zarabian Amir
LandOfFree
Semiconductor device of chip-on-chip structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device of chip-on-chip structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device of chip-on-chip structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3519748