Architecture for high throughput semiconductor processing...

Coating apparatus – Gas or vapor deposition – Multizone chamber

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C414S939000, C414S941000

Reexamination Certificate

active

06977014

ABSTRACT:
A semiconductor wafer processing system in accordance with an embodiment of the present invention includes a loading station, a load lock, a process module, an intermediate process module, and a transport module which further includes a load chamber, a transfer chamber, and a pass-through chamber between the load chamber and the transfer chamber. The intermediate process module may be coupled to the load chamber, or both the load chamber and the transfer chamber. In one embodiment, the load lock is a single-wafer load lock capable of accommodating only a single wafer at a time to allow for fast pump down and vent cycles. In one embodiment, the pass-through chamber is configured as a cooling station to improve throughput for processes that require the wafer to be cooled in-between depositions, for example.

REFERENCES:
patent: 3202406 (1965-08-01), Tack
patent: 4042128 (1977-08-01), Shrader
patent: 4220899 (1980-09-01), Von Der Heide
patent: 4228358 (1980-10-01), Ryding
patent: 4560911 (1985-12-01), Chitayat
patent: 4604020 (1986-08-01), Toro Lira et al.
patent: 4604027 (1986-08-01), Becker et al.
patent: 4619573 (1986-10-01), Rathman et al.
patent: 4705951 (1987-11-01), Layman et al.
patent: 4795299 (1989-01-01), Boys et al.
patent: 4851101 (1989-07-01), Hutchinson
patent: 4917556 (1990-04-01), Stark et al.
patent: 4923584 (1990-05-01), Bramhall, Jr. et al.
patent: 4927484 (1990-05-01), Mitomi
patent: 5135608 (1992-08-01), Okutani
patent: 5186594 (1993-02-01), Toshima et al.
patent: 5186718 (1993-02-01), Tepman et al.
patent: 5199483 (1993-04-01), Bahng
patent: 5229669 (1993-07-01), Takei
patent: 5281320 (1994-01-01), Turner et al.
patent: 5314541 (1994-05-01), Saito et al.
patent: 5330633 (1994-07-01), Matsumoto
patent: 5344542 (1994-09-01), Maher et al.
patent: 5512320 (1996-04-01), Turner et al.
patent: 5518542 (1996-05-01), Matsukawa et al.
patent: 5674368 (1997-10-01), Hashimoto
patent: 5676590 (1997-10-01), Hiraoka
patent: 5753133 (1998-05-01), Wong et al.
patent: 5789878 (1998-08-01), Kroeker et al.
patent: 5833426 (1998-11-01), Marohl
patent: 5876556 (1999-03-01), Takanami
patent: 5882165 (1999-03-01), Maydan et al.
patent: 5902088 (1999-05-01), Fairbairn et al.
patent: 5944857 (1999-08-01), Edwards et al.
patent: 5951770 (1999-09-01), Perlov et al.
patent: 5961722 (1999-10-01), Buhrer et al.
patent: 6007675 (1999-12-01), Toshima
patent: 6048154 (2000-04-01), Wytman
patent: 6251759 (2001-06-01), Guo et al.
patent: 6270582 (2001-08-01), Rivkin et al.
patent: 6271606 (2001-08-01), Hazelton
patent: 6305895 (2001-10-01), Ozawa
patent: 6431807 (2002-08-01), Stevens et al.
patent: 6722835 (2004-04-01), Stevens et al.
patent: 2001/0041122 (2001-11-01), Kroeker
patent: 2002/0031420 (2002-03-01), Kroeker
patent: 2002/0033136 (2002-03-01), Savage et al.
patent: 2 766 028 (1999-01-01), None
patent: 410178083 (1998-06-01), None
John F. O'Hanlon, et al: “Reduction of water aerosol contamination during pumping of a vacuum chamber from atmospheric pressure”American Vacuum Society, J. Vac.Sci.Technol. A 9 (5); Sep./Oct. 1991, pp. 2802-2807.
“Operator's Handbook”, MB2 Modular Sputtering System, Varian Semiconductor Equipment, TFS Technical Publications, Oct. 1994.
“Drawings & Schematics Manual” Backbone vol. 1, MB 2 Modular Sputtering System, Varian Semiconductor Equipment, TFS Technical Publications, Jun. 1996.
Various Engineering Drawings, Published as early as Oct. 1993, Varian Semiconductor Processing System, Varian Associates, Palo Alto, California.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Architecture for high throughput semiconductor processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for high throughput semiconductor processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for high throughput semiconductor processing... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3516135

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.