Patent
1995-12-05
1998-01-27
Swann, Tod R.
395476, 395480, G06F 934, G06F 1200
Patent
active
057130396
ABSTRACT:
A register file including multiple register storages and multiple read ports is provided. Each register storage stores a subset of the architected register set for the microprocessor within which the register file is employed. Each register storage is coupled to select ones of the multiple read ports, reducing wiring and complexity of the register file. Each read port is coupled to a subset of the registers within the register file. The subset of the registers to which the read port is coupled is defined by the register storage(s) to which the read port is coupled. Access to a particular register is thereby restricted to a subset of the read ports coupled to the register file. However, for data access patterns such as the data access patterns characteristic of DSP functions, such restrictions may have an insignificant impact upon performance. The independent data streams of typical DSP functions may each be stored within one of the separate subsets of the architected register set, allowing the DSP functions to concurrently access the operands from each data stream using the present register file. One read port upon each of the register storages is utilized by an instruction from the DSP functions. Although the size and complexity of the register file are decreased with respect to conventional register files, full functionality may be provided for the DSP functions.
REFERENCES:
patent: H1291 (1994-02-01), Hinton et al.
patent: 4893279 (1990-01-01), Rahman et al.
patent: 4933909 (1990-06-01), Cushing et al.
patent: 5023844 (1991-06-01), Arnold et al.
patent: 5115411 (1992-05-01), Kass et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5165026 (1992-11-01), Kusakabe
patent: 5357617 (1994-10-01), Davis et al.
patent: 5442760 (1995-08-01), Rustad et al.
patent: 5513363 (1996-04-01), Kumar et al.
patent: 5537560 (1996-07-01), Boggs et al.
patent: 5574939 (1996-11-01), Keckler et al.
patent: 5613152 (1997-03-01), Van Meerbergen et al.
Llosa, J. et al. "Non-Consistant Dual Register files to Reduce Register Pressure", Proceedings of the First IEEE Symposium on High-Performance Computer Architecture, pp. 22-31. 1/1995.
"Port-Multiplexed Register File ", IBM technical Disclosure Bulletin, pp. 6570-6573. 04/1985.
Johnson, M., Superscalar Microprocessor Design, pp.44-45. 1991. No Month.
Superscaler Microprocessor Design, Mike Jonson, Prentice Hall, englewood Cliffs, NJ (1991) , pp. 92-94.
Advanced Micro Devices , Inc.
King , Jr. Conley B.
Kivlin B. Noel
Swann Tod R.
LandOfFree
Register file having multiple register storages for storing data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Register file having multiple register storages for storing data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register file having multiple register storages for storing data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-350436