Boots – shoes – and leggings
Patent
1995-06-26
1997-04-22
Shah, Alpesh M.
Boots, shoes, and leggings
3642329, 3642405, 3642641, 364DIG1, G06F 1300
Patent
active
056236875
ABSTRACT:
Data processor (10) configures internal circuitry during execution of a reset operation in response a logic state of a Mode Select signal. If an external bus control (44) determines the Mode Select signal is in a first logic state, configuration data is provided from a mask register (40). The data is transferred to a plurality of configuration registers (50) and, subsequently, to a remaining portion of data processor (10). If the Mode Select signal is in a second logic state, configuration data is provided from a plurality of bus terminals (48). The data is transferred to the plurality of configuration registers (50). The contents of the plurality of configuration registers (50) are transferred to bus interface unit (42) which subsequently transfers the data to a remaining portion of data processor (10).
REFERENCES:
patent: 4272829 (1981-06-01), Schmidt et al.
patent: 4697140 (1987-09-01), Saito et al.
patent: 5438672 (1995-08-01), Dey
patent: 5448744 (1995-09-01), Eifert et al.
patent: 5483660 (1996-01-01), Yishay et al.
patent: 5513334 (1996-04-01), Alexander
patent: 5517646 (1996-05-01), Piccirillo et al.
patent: 5522086 (1996-05-01), Burton et al.
patent: 5555432 (1996-09-01), Grochowski etal.
Jelemensky Joseph
Pechonis Daniel W.
Quinn Jeffrey D.
Yishay Oded
Motorola
Shah Alpesh M.
LandOfFree
Reset configuration in a data processing system and method there does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reset configuration in a data processing system and method there, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reset configuration in a data processing system and method there will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-350205