Pipeline analog-to-digital converter

Details Pipeline analog-to-digital converter Pipeline analog-to-digital converter

2005-11-08

2005-11-08

Williams, Howard L. (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S162000

Reexamination Certificate

active

06963300

ABSTRACT:
DNL and INL errors are minimized in a pipelined converter that is arranged to use reference pre-sampling. An example first stage in the pipelined converter includes a sample/hold amplifier (SHA) circuit, an evaluator circuit, and a multiplying digital-to-analog converter (MDAC) circuit. The evaluator circuit evaluates the input signal in the converter while the SHA circuit samples the input signal. The MDAC samples the SHA output at substantially the same time it samples a reference voltage, where the reference voltage is adjusted in response to the output of the evaluator circuit. Errors due to capacitor mismatching are minimized such that the settling characteristics of the various amplifiers in the circuits dominate the DNL/INL performance.

REFERENCES:
patent: 5710563 (1998-01-01), Vu et al.
patent: 6784824 (2004-08-01), Quinn
patent: 6801151 (2004-10-01), Opris

Affiliated with

Also associated with

Rating

Pipeline analog-to-digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipeline analog-to-digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline analog-to-digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3498863