Semiconductor memory device and memory system

Details Semiconductor memory device and memory system Semiconductor memory device and memory system

2005-02-22

2005-02-22

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Interconnection arrangements

C365S051000

Reexamination Certificate

active

06859379

ABSTRACT:
The present invention provides a semiconductor memory device and memory system comprising a first semiconductor memory having a first peripheral circuit for transmitting and receiving memory data to/from a first memory cell array, a second semiconductor memory having a second peripheral circuit for transmitting and receiving the memory data to/from a second memory cell array, and a part of the peripheral circuit of the first semiconductor memory formed adjacent to the second memory cell array by a design rule of the second peripheral circuit.

REFERENCES:
patent: 5734621 (1998-03-01), Ito
patent: 5742101 (1998-04-01), Sakuta et al.
patent: 5793774 (1998-08-01), Usui et al.
patent: 6278616 (2001-08-01), Gelsomini et al.
patent: 6288958 (2001-09-01), Suzuki
patent: 6434034 (2002-08-01), Wallace et al.
Yoshihisa Iwata, et al. “A 35 ns Cycle Time 3.3 V Only 32 Mb NAND Flash EEPROM,” IEEE Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1157-1164.
Toru Tanzawa, et al. “A Compact On-Chip ECC for Low Cost Flash Memories,” IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997, pp. 662-669.
Hitoshi Kume, et al. “A 1.28μm2Contactless Memory Cell Technology for a 3V-Only 64Mbit EEPROM,” IEDM Technology Digest, Dec. 1992, 92 pp. 991-993.
Hitoshi Miwa, et al. “A 140mm264Mb and Flash Memory With a 0.4 μm Technology,” IEEE International Solid-State Circuits Conference, ISSCC Digest of Technical Papers, Feb. 1996, pp., 34-35.
H. Onoda, et al. “A Novel Cell Structure Suitable for a 3.Volt Operation, Sector Erase Flash Memory,” IEDM Technology Digest, Dec. 1992, pp. 599-602.
S. Kobayashi, et al. “A 3.3 V-Only 16Mb Dinor Flash Memory,” ISSCC Digest of Technical Papers, Feb. 1995, pp., 122-123.
F. Masuoka, et al. A New Flash E2Prom Cell Using Triple Polysilicon Technology: IEDM Technology Papers, Feb. 1987, pp. 76-77.
Georgha Samachisa, et al. “A 128k Flash EEPROM Using Double Polysilicon Technology” ISSCC Digest of Technical Papers, 1987, pp. 76-77.
Virgil Niles Kynett, et al. “An In-System Reprogrammable 256K CMOS Flash Memory,” IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 1998, pp. 132-133.
Fujio Masuoka, et al. “New Ultra High Density EPROM and Flash EEPROM With NAND Structure Cell,” IEDM 1987, pp., 552-555.
Jin-ki Kim, et al. “A 120-mm264 Mb NAND Flash Memory Archieving 180 ns/Byte Effective Program Speed,” IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1977, pp. 670-680.
Masataka Kato, et al. A 0.4μm2Self-Aligned Contactlessmemory Cell Trchnology Suitable for 256-Mbit Flash Memories, IEDM Technology Digest, 1994, pp. 921-923.
Shin-ichi Kobayashi, et al. “Memory Array Architecture and Decording Scheme for 3 V Only Sector Erasable Dinor Flash Memory,” IEEE Journal of Solid-State Circuits, vol. 29, No, 4, Apr. 1994, pp. 454-460.

Affiliated with

Also associated with

Rating

Semiconductor memory device and memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and memory system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3498658