Boots – shoes – and leggings
Patent
1994-05-13
1997-02-11
Lee, Thomas C.
Boots, shoes, and leggings
3952002, 364239, 364DIG1, 36424295, G06F 1202
Patent
active
056029950
ABSTRACT:
Method and apparatus for buffering data packets in a data communication controller environment. In general, the communication controller is interfaceable with a host processor and includes a control unit for accessing a communication medium. Each data packet to be transmitted or received is assigned a unique packet number. Packet number assignment is carried out by a memory management unit which dynamically allocates to each assigned packet number, one or more pages in data packet buffer memory for the storage of the corresponding data packet. If requested storage space is unavailable at the time of request, the memory management unit will allocate a page or pages to an available packet number as the pages become free. Upon issuing the assigned packet number, the physical addresses of the allocated pages of buffer memory storage space are generated in a manner transparent to both the host processor and the control unit. With these physical addresses, a data packet can be accessed from buffer memory, in a simple manner. Upon completion of each data packet loading operation, the corresponding packet number is stored in a packet number queue maintained for subsequent retrieval in order to generate the physical addresses at which the corresponding data packet has been stored.
REFERENCES:
patent: 4449182 (1984-05-01), Rubinson et al.
patent: 4516201 (1985-05-01), Warren et al.
patent: 4630261 (1986-12-01), Irvin
patent: 4641307 (1987-02-01), Russell
patent: 4652874 (1987-03-01), Loyer
patent: 4704717 (1987-11-01), King, Jr.
patent: 4809155 (1989-02-01), Costes et al.
patent: 4814980 (1989-03-01), Peterson et al.
patent: 4855904 (1989-08-01), Daberkow et al.
patent: 4864495 (1989-09-01), Inaba
patent: 4922503 (1990-05-01), Leone
patent: 5175818 (1992-12-01), Kunimoto et al.
patent: 5247626 (1993-09-01), Firoozmand
Specification pamphlet of the Intel 82596DX and 82596SX High-Performance 32-Bit Local Area Network Coprocessor, by Intel Corporation, Dec. 1989.
Specification pamphlet of Intel Advanced CSMA/CD LAN Controller with 16-Bit Data Path, by Intel Corporation, Oct. 1988.
Brinkerhoff Kenneth W.
Hendel Ariel
Dinh D.
Lee Thomas C.
Standard Microsystems Corporation
LandOfFree
Method and apparatus for buffering data within stations of a com does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for buffering data within stations of a com, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for buffering data within stations of a com will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-349854