Dummy delay line based DLL and method for clocking in...

Details Dummy delay line based DLL and method for clocking in... Dummy delay line based DLL and method for clocking in...

2005-12-20

2005-12-20

Nguyen, Linh V. (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C327S149000

Reexamination Certificate

active

06977605

ABSTRACT:
A delay locked loop clock generation circuit (100) includes a delay locked loop circuit (18), a dummy delay line (40), and a watch dog circuit (32). The delay locked loop circuit includes a delay line (20), a phase detector (25), and a charge pump circuit (30) having an input connected to the output (27) of the phase detector and an output (23) producing a delay control signal (Vctrl) coupled to the stages of the delay line of the delay locked loop circuit. The stages of the delay line are precisely matched to those of the dummy delay line (40). Tap points of the dummy delay line are connected to inputs of the watchdog circuit (32), which operates to generate control signals (34A,B) applied to control the phase detector (25and the charge pump circuit (30). Tap point signals of the delay line (20) are decoded to produce clock signals (52) for a pipeline ADC (54).

REFERENCES:
patent: 5541602 (1996-07-01), Opris et al.
patent: 5926046 (1999-07-01), Uchida
patent: 6400301 (2002-06-01), Kulhalli et al.
patent: 6642761 (2003-11-01), Tien
patent: 6664831 (2003-12-01), Gauthier et al.
patent: 6680634 (2004-01-01), Ruha et al.
patent: 6801146 (2004-10-01), Kernahan et al.
patent: 6816102 (2004-11-01), Pavicic
patent: 6842399 (2005-01-01), Harrison
patent: 6859078 (2005-02-01), Choi
“A Novel Analog Mirror Type DLL Suitable for Low Voltage Operation with Self-Calibration Method” by Akita et al., Microelctronics Engineering Laboratory, Semiconductor Company, Toshiba Corp., Japan, 2 pages, no date.

Affiliated with

Also associated with

Rating

Dummy delay line based DLL and method for clocking in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dummy delay line based DLL and method for clocking in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dummy delay line based DLL and method for clocking in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3495049