Linearly addressable microprocessor cache

Details Linearly addressable microprocessor cache Linearly addressable microprocessor cache

1995-07-24

1997-04-22

Coleman, Eric

Boots, shoes, and leggings

395412, 395800, 36424341, 3642565, 364DIG1, G06F 1210

Patent

active

056236190

ABSTRACT:
A microprocessor conforming to the X86 architecture is disclosed which includes a linearly addressable cache, thus allowing the cache to be quickly accessed by an external bus while allowing fast translation to a logical address for operation with functional units of microprocessor. Also disclosed is a microprocessor which includes linear tag array and a physical tag array corresponding to the linear tag array, thus allowing the contents of a microprocessor cache to be advantageously monitored from an external bus without slowing the main instruction and data access processing paths.

REFERENCES:
patent: 3781808 (1973-12-01), Ahearn et al.
patent: 4044338 (1977-08-01), Wolf
patent: 4155119 (1979-05-01), DeWard et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4179737 (1979-12-01), Kim
patent: 4384343 (1983-05-01), Morganti et al.
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4807115 (1989-02-01), Torng
patent: 4926322 (1990-05-01), Stimac et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5056006 (1991-10-01), Acharya et al.
patent: 5133062 (1992-07-01), Joshi et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5155816 (1992-10-01), Kohn
patent: 5155820 (1992-10-01), Gibson
patent: 5185868 (1993-02-01), Tran
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5222230 (1993-06-01), Gill et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5233694 (1993-08-01), Hotta et al.
patent: 5233696 (1993-08-01), Suzuki
patent: 5274790 (1993-12-01), Suzuki
patent: 5325499 (1994-06-01), Kummer et al.
patent: 5390355 (1995-02-01), Horst
patent: 5454117 (1995-09-01), Puziol et al.
patent: 5467473 (1995-11-01), Kahle et al.
patent: 5473348 (1995-12-01), Fujimoto
IBM Technical Disclosure Bulletin, vol. 25, No. 12, May 1984, pp. 6264-6265.
Gurindar S. Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiply Functional Unit, Pipelined Computers", IEEE Transactions on Computers, vol. 39, No. 3, .COPYRGT.1990, pp. 349-359.
Robert B. K. Dewar, et al., "Microprocessors A Programmer's View", 1990, Chapter 4, pp. 103-134.
David A. Patterson, et al., "Computer Architecture A Quantitive Approach", Chapter 8, 1990, pp. 403-497.
Michael Slater, "AMD's K5 Designed to Outrun Pentium", Microprocessor Report, Oct. 24, 1995, pp. 1, 6-11.
Brian Case, "AMD Unveils First Superscalar 29K Core", Microprocessor Report, Oct. 24, 1994, pp. 23-26.
Toyohiko Yoshida, et al., "The Approach to Multiple Instruction Execution in the GMICRO/400 Processor", .COPYRGT.1991, pp. 185-195.
Tom R. Halfhill, "AMD K6 Takes On Intel P6", BYTE magazine, Jan. 1996, pp. 67-68, 70 and 72.

Affiliated with

Also associated with

Rating

Linearly addressable microprocessor cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linearly addressable microprocessor cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linearly addressable microprocessor cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-348801