Reduction processing method and computer readable storage...

Data processing: structural design – modeling – simulation – and em – Modeling by mathematical expression

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C703S013000, C703S014000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06957176

ABSTRACT:
The invention relates to a reduction processing method including a step for eliminating an “inside-out side”, contained in the sides of an offset figure generated by sizing a source figure. The inside-out side detected by the presence of a first intersection point at which adjacent offset locus line segments intersect. The step includes i) deleting the offset vertices each of which is located at one end of one of the offset locus line segments intersecting at the first intersection point, and ii) revising the offset figure by finding a second intersection point at which offset figure line segments, which form the offset figure by joining the offset vertices, intersect each other, and by setting the second intersection point at the position of the detected offset vertices as an offset vertex.

REFERENCES:
patent: 5553273 (1996-09-01), Liebmann
patent: 5553274 (1996-09-01), Liebmann
patent: 5740068 (1998-04-01), Liebmann et al.
patent: 6470489 (2002-10-01), Chang et al.
patent: 6516459 (2003-02-01), Sahouria
patent: 6546543 (2003-04-01), Manabe et al.
patent: 6687885 (2004-02-01), Ono
patent: 05334395 (1993-12-01), None
patent: 08227431 (1996-09-01), None
van den Hove et al. “Optical Lithography Techniques for 0.25um and Below: CD Control Issues.” Proc. of Technical Papers, 1995 Int'l Symposium on VLSI Technology, Systems and Applications. May-Jun. 1995. pp. 24-30.
Garofalo, J. et al. “Automatic Proximity Correction for 0.35um I-line Photolithography.” 1994 NUPAD V. Jun. 1994. pp. 92-94.
Baird, M. “EYESEE: A Machine Vision System for Inspection of Integrated Circuit Chips”. Proc. 1985 IEEE Int'l Conf. on Robotics and Automation. Mar. 1995. pp. 444-448.
Ito, M. “An Automated System for LSI Fine Pattern Inspection Based on Comparison of SEM Images and CAD Data.” 1995 IEEE Int'l Conf. on Robotics and Automation. May 1995. col. 1, pp. 544-549.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Reduction processing method and computer readable storage... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduction processing method and computer readable storage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduction processing method and computer readable storage... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3469111

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.