Fully integrated ethernet transmitter architecture with...

Details Fully integrated ethernet transmitter architecture with... Fully integrated ethernet transmitter architecture with...

2005-10-11

2005-10-11

Ha, Dac V. (Department: 2634)

Pulse or digital communications

Apparatus convertible to analog

C375S229000, C375S296000, C375S350000, C708S316000, C341S130000

Reexamination Certificate

active

06954490

ABSTRACT:
A power efficient and reduced electromagnetic interference (EMI) emissions transmitter for unshielded twisted pair (UTP) data communication applications. Transmit data is interpolated by N and processed by a digital filter to obtain the pulse shape required by the particular communication application. The digital filter output data is converted to a current-mode analog waveform by a digital-to-analog converter (DAC). The digital filter is integrated with the DAC binary decoder in a memory device such as a ROM with time multiplexed output. When implemented in such manner, the logical implementation and memory replaces digital filtering circuits, DAC decoding logic circuit and re-synchronization logic circuits that are conventionally implemented in hardware. Thus, the hardware functionality of these circuits is rendered into arithmetic form and implemented in a memory device.

REFERENCES:
patent: 3963990 (1976-06-01), DiFonzo
patent: 4393456 (1983-07-01), Marshall, Jr.
patent: 4682358 (1987-07-01), Werner
patent: 5204880 (1993-04-01), Wurster et al.
patent: 5267269 (1993-11-01), Shih et al.
patent: 5325400 (1994-06-01), Co et al.
patent: 5399996 (1995-03-01), Yates et al.
patent: 5487089 (1996-01-01), Misaizu et al.
patent: 5651029 (1997-07-01), Yang et al.
patent: 5745564 (1998-04-01), Meek
patent: 5798661 (1998-08-01), Runaldue et al.
patent: 5838725 (1998-11-01), Gurusami et al.
patent: 5966314 (1999-10-01), Lee
patent: 5999574 (1999-12-01), Sun et al.
patent: 6185263 (2001-02-01), Chan
patent: 6188723 (2001-02-01), Lee et al.
patent: 6259745 (2001-07-01), Chan
patent: 6272509 (2001-08-01), Furukawa et al.

Affiliated with

Also associated with

Rating

Fully integrated ethernet transmitter architecture with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fully integrated ethernet transmitter architecture with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully integrated ethernet transmitter architecture with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3461464