MPEG video decoder having a high bandwidth memory

Details MPEG video decoder having a high bandwidth memory MPEG video decoder having a high bandwidth memory

1994-10-28

1997-04-22

Chin, Tommy P.

Television

Bandwidth reduction system

Data rate reduction

348384, 348416, 348405, 348411, 348715, 348717, H04N 712

Patent

active

056233116

ABSTRACT:
A decoder for a video signal encoded according to the MPEG-2 standard includes a single high-bandwidth memory and a digital phase-locked loop. This memory has a single memory port. The memory is used to hold 1) the input bit-stream, 2) first and second reference frames used for motion compensated processing, and 3) image data representing a field that is currently being decoded. The decoder includes circuitry which stores and fetches the bit-stream data, fetches the reference frame data, stores the image data for the field that is currently being decoded in block format and fetches this image data for conversion to raster-scan format. All of these memory access operations are time division multiplexed and use the single memory port. The digital phase locked loop (DPLL) counts pulses of a 27 MHz system clock signal, defined in the MPEG-2 standard, to generate a count value. The count value is compared to a succession of externally supplied system clock reference (SCR) values to generate a phase difference signal that is used to adjust the frequency of the signal produced by the DPLL. In addition, the DPLL is aligned in phase by substituting respective portions of the SCR value for the count value developed by the DPLL and for the accumulated phase value used by the DPLL.

REFERENCES:
patent: 4758881 (1988-07-01), Laspada
patent: 4825287 (1989-04-01), Baji et al.
patent: 4924307 (1990-05-01), Landowski et al.
patent: 5136662 (1992-08-01), Maruyama et al.
patent: 5170259 (1992-12-01), Niihara
patent: 5267334 (1993-11-01), Normille et al.
patent: 5311309 (1994-05-01), Erzoz et al.
patent: 5365272 (1994-11-01), Siracusa
patent: 5376969 (1994-12-01), Zdepski
patent: 5379356 (1995-01-01), Purcell et al.
patent: 5398072 (1995-03-01), Auld
patent: 5426463 (1995-06-01), Reininger et al.
patent: 5479212 (1995-12-01), Kurobe et al.
"Advanced Information", RDRAM Reference Manual, pp. 3-7 and 12.
"IBM MPEG-2 Decoder Chip User's Guide", IBM, Second Edition (Jun. 1994).
"MPEG-2/CCIR 601 Video Decoder", SGS-Thomson Microelectronics, pp. 1-84, (Jul. 1994).
"IBM MPEG-2 Decoder Chip's User's Guide", IBM, Second Edition (Jun. 1994).

Affiliated with

Also associated with

Rating

MPEG video decoder having a high bandwidth memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MPEG video decoder having a high bandwidth memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MPEG video decoder having a high bandwidth memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-344820