Fishing – trapping – and vermin destroying
Patent
1989-04-18
1990-04-24
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437203, 437229, 437 38, 148DIG106, 148DIG126, H01L 21312, H01L 21283
Patent
active
049200640
ABSTRACT:
A method of manufacturing an insulated gate field effect transistor is described. The method comprises providing a gate layer (6) on an insulating layer (12) on one surface (4) of a semiconductor body (1) and source regions (2) of one conductivity type within a respective body region (14), a portion of each body region (14) underlying a portion of the gate layer to provide a channel area extending between the source region (2) and a drain region (3) meeting another surface (5) of the semiconductor body opposite the one surface (4). Each source region (2) is shorted to the corresponding body region (14) by opening a contact window (15) in the insulating layer on the one surface so as to expose a surface of the source region (2), providing resist masking regions (16) extending completely across the contact window in one direction so as to define an exposed area of the source region which is not covered by either the masking regions or the insulating layer ( 12), and has a periphery defined partly by the contact window and partly by the masking region(s), etching away the exposed area of the source region (2) to expose an underlying area of the body region (14), removing the masking regions and providing metallization within the contact window (15) to short the exposed area of the body region to the source region.
REFERENCES:
patent: 4021270 (1977-05-01), Hunt et al.
patent: 4182636 (1980-01-01), Dennard et al.
patent: 4466176 (1984-08-01), Temple
patent: 4503598 (1985-03-01), Vora et al.
patent: 4567641 (1986-02-01), Baliga et al.
patent: 4598461 (1986-07-01), Love
patent: 4632724 (1986-12-01), Chesebro et al.
patent: 4648174 (1987-03-01), Temple et al.
patent: 4692998 (1987-09-01), Armstrong et al.
Hearn Brian E.
Miller Paul R.
Quach T. N.
U.S. Philips Corporation
LandOfFree
Method of manufacturing an insulated gate field effect transisto does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing an insulated gate field effect transisto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing an insulated gate field effect transisto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-34438