Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-05-17
2005-05-17
Homere, Jean R. (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S013000, C703S015000, C703S019000, C324S754120, C324S754120, C716S030000
Reexamination Certificate
active
06895372
ABSTRACT:
A method and system for visualizing circuit operation. In the method device activity is obtained based on one or more of measured or simulated activity. The device activity is expressed in a representation, and the expressed activity is represented in a visual form. One suitable form of activity is the simulated version of the PICA slow motion movie. The invention may apply to other simulated design data vies as well, such as switch level simulation, current density simulation, and power density simulation.
REFERENCES:
patent: 4675832 (1987-06-01), Robinson et al.
patent: 4763288 (1988-08-01), Deering et al.
patent: 5164666 (1992-11-01), Wolfgang et al.
patent: 5251159 (1993-10-01), Rowson
patent: 5270643 (1993-12-01), Richardson et al.
patent: 5528156 (1996-06-01), Ueda et al.
patent: 5539652 (1996-07-01), Tegethoff
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5940545 (1999-08-01), Kash et al.
patent: 6028952 (2000-02-01), Kash et al.
patent: 6128768 (2000-10-01), Ho
patent: 6172512 (2001-01-01), Evans et al.
patent: 6237126 (2001-05-01), Bonitz
patent: 6263301 (2001-07-01), Cox et al.
patent: 6327394 (2001-12-01), Kash et al.
patent: 6342701 (2002-01-01), Kash
patent: 6442720 (2002-08-01), Koprowski et al.
patent: 6483327 (2002-11-01), Bruce et al.
patent: 6496022 (2002-12-01), Kash et al.
patent: 6515304 (2003-02-01), Kash et al.
patent: 6650768 (2003-11-01), Evans et al.
patent: 6774647 (2004-08-01), Kash et al.
patent: 20030122138 (2003-07-01), Kash et al.
“Diagnosis and Characterization of Timing-Related Defects by Time-Dependent Light Emission”, D. Knebel et al, International Test Conference, IEEE, Oct. 1998.*
“Failure Analysis of ULSI circuits Using Photon Emission”, Y. Uraoka, IEEE Log No. 9211664, IEEE 1993.*
“The Attack of the “Holey Shmoos”; A Case Study of Advanced DFD and Picosecond Imaging Circuit Analysis (PICA)”, W. Huott, ITC International Test Conference, IEEE, Jan. 1999.*
“An Integrated Photon Emission Microscope and MOSFET Caharterization System of Combinerd Microscopic and Macroscopi Device Analysis”, T.H. Ng, IEEE Proceedings fo 7th IPFA ×99, Aug. 1999.*
“New Failure Analysis of ULSI circuits Using Photon Emission”, Y. Uraoka, Proc. IEEE 1992 Int. Conference on Microelctronis Test Structures, vol. 5, Mar. 1992.*
“Picosecond Imaging Circuit Analysis of the POWER3 Clock Distribution”, P.N. Sandra, 1999 IEEE International Solid-State Conference, Jun. 1999.*
Miyake, et al., “Application of a fuzzy matching function to DNA sequence analysis”, 6th Fuzzy Sytem Symposium, pp. 307-301, Sep. 6-8, 1990.
Rigoutsos, et al., “Combinatorial pattern discovery in biological sequence: The TEIRESIAS algorithm”, BIOINFORMATICS, vol. 14, No. 1, pp. 55-67, Oxford University Press, Apr. 14, 1998.
Knebel Daniel R.
Lavin Mark A.
Moreno Jamie
Polonsky Stanislav
Sanda Pia N.
Ferris Fred
Homere Jean R.
Ludwin Richard M.
LandOfFree
System and method for VLSI visualization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for VLSI visualization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for VLSI visualization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3438632