Method and apparatus for a multi-gigabit ethernet architecture

Details Method and apparatus for a multi-gigabit ethernet architecture Method and apparatus for a multi-gigabit ethernet architecture

2005-03-29

2005-03-29

Vanderpuye, Kenneth (Department: 2661)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S542000

Reexamination Certificate

active

06873630

ABSTRACT:
An Ethernet architecture is provided for connecting a computer system or other network entity to a dedicated Ethernet network medium. The network interface enables the transmission and receipt of data by striping individual Ethernet frames across a plurality of logical channels and may thus operate at substantially the sum of the individual channel rates. Each channel may be conveyed by a separate conductor (e.g., in a bundle) or the channels may be carried simultaneously on a shared medium (e.g., an electrical or optical conductor that employs a form of multiplexing). On a sending station, a distributor within the sender's network interface receives Ethernet frames (e.g., from a MAC) and distributes frame bytes in a round-robin fashion on the plurality of channels. Each “mini-frame” is separately framed and encoded for transmission across its channel. On a receiving station, the receiver's network interface includes a collector for collecting the multiple mini-frames (e.g., after decoding) and reconstructing the frame's byte stream (e.g., for transfer to the receiver's MAC). The first and last bytes of each frame and mini-frame are marked for ease of recognition. Multiple unique idle symbols may be employed for transmission during inter-packet gaps to facilitate the collector's synchronization of the multiple channels and/or enhance error detection. A maximum channel skew is specified, and each received channel may be buffered with an elasticity that is proportional to the maximum skew so that significant propagation delay may be encountered between channels without disrupting communications.

REFERENCES:
patent: 5065396 (1991-11-01), Castellano et al.
patent: 5140585 (1992-08-01), Tomikawa
patent: 5321816 (1994-06-01), Rogan et al.
patent: 5438571 (1995-08-01), Albrecht et al.
patent: 5608733 (1997-03-01), Vallee et al.
patent: 5640605 (1997-06-01), Johnson et al.
patent: 6012074 (2000-01-01), Lucas et al.
patent: 6148010 (2000-11-01), Sutton et al.
patent: 6198749 (2001-03-01), Hui et al.
patent: 6205142 (2001-03-01), Vallee
patent: 6222858 (2001-04-01), Counterman
patent: 2 332 128 (1999-06-01), None
Christine Zimmerman, et al., “Trunking Branches Out,” Dec. 1998,Data Communications, vol. 27, No. 18, pp. 62-66, 68-69.

Affiliated with

Also associated with

Rating

Method and apparatus for a multi-gigabit ethernet architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for a multi-gigabit ethernet architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a multi-gigabit ethernet architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3429662