Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2005-04-19
2005-04-19
Zarneke, David A. (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S765010
Reexamination Certificate
active
06882167
ABSTRACT:
In a test system, a silicon interconnect is provided that can accommodate a packaged part, such as a Land Grid Array (LGA) package. The interconnect can be made by etching a silicon substrate to form projections therefrom; forming an insulation or passivation layer through deposition or growth; depositing a seed layer over the insulation layer; depositing a metal layer over the seed layer; and etching contact members from the seed and metal layers using a single mask step. In a preferred embodiment, the metal layer is coated with another metal layer that matches the metal of the packaged part's electrical communication nodes. In one embodiment, the contact surfaces of the silicon contact are plated in gold and are planar. Included within the scope of the current invention are at least one method of testing an LGA package and at least one method of allowing electrical communication with a packaged part.
REFERENCES:
patent: 4790779 (1988-12-01), Billman et al.
patent: 4926117 (1990-05-01), Nevill
patent: 4937653 (1990-06-01), Blonder et al.
patent: 5177439 (1993-01-01), Liu et al.
patent: 5326428 (1994-07-01), Farnworth et al.
patent: 5375320 (1994-12-01), Kinsman et al.
patent: 5419807 (1995-05-01), Akram et al.
patent: 5478779 (1995-12-01), Akram
patent: 5483741 (1996-01-01), Akram et al.
patent: 5592736 (1997-01-01), Akram et al.
patent: 5607818 (1997-03-01), Akram et al.
patent: 5629630 (1997-05-01), Thompson et al.
patent: 5686317 (1997-11-01), Akram et al.
patent: 5742169 (1998-04-01), Akram et al.
patent: 5783461 (1998-07-01), Hembree
patent: 5815000 (1998-09-01), Farnworth et al.
patent: 5834945 (1998-11-01), Akram et al.
patent: 5838161 (1998-11-01), Akram et al.
patent: 5869974 (1999-02-01), Akram et al.
patent: 5894161 (1999-04-01), Akram et al.
patent: 5897368 (1999-04-01), Cole, Jr. et al.
patent: 5903443 (1999-05-01), Schoenfeld et al.
patent: 5915977 (1999-06-01), Hembree et al.
patent: 5952840 (1999-09-01), Farnworth et al.
patent: 5962921 (1999-10-01), Farnworth et al.
patent: 5982185 (1999-11-01), Farnworth
patent: 6025731 (2000-02-01), Hembree et al.
patent: 6028436 (2000-02-01), Akram et al.
patent: 6033982 (2000-03-01), Lopatin et al.
patent: 6040239 (2000-03-01), Akram et al.
patent: 6078186 (2000-06-01), Hembree et al.
patent: 6103613 (2000-08-01), Akram
patent: 6107109 (2000-08-01), Akram et al.
patent: 6130148 (2000-10-01), Farnworth et al.
patent: 6222280 (2001-04-01), Farnworth et al.
patent: 6246246 (2001-06-01), Hembree
patent: 6285201 (2001-09-01), Farnworth et al.
patent: 6310484 (2001-10-01), Akram et al.
patent: 6329829 (2001-12-01), Farnworth et al.
patent: 6365967 (2002-04-01), Akram et al.
patent: 6369600 (2002-04-01), Farnworth et al.
patent: 6556030 (2003-04-01), Akram
Graphic of Die Packages Known in the Art, Apr. 1999.
Micro)n Technology, Inc.
Tang Minh N.
TraskBritt
Zarneke David A.
LandOfFree
Method of forming an electrical contact does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming an electrical contact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming an electrical contact will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3419060