Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate
2005-03-01
2005-03-01
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
C712S220000, C712S225000, C712S228000, C717S100000
Reexamination Certificate
active
06862677
ABSTRACT:
An instruction execution device and method are disclosed for reducing register write traffic within a processor. The instruction execution device includes an instruction pipeline for producing a result for an instruction, a register file that includes at least one write port for storing the result, a bypass circuit for allowing access to the result, a means for indicating whether the result is used by only one other instruction, and a register file control for preventing the result from being stored in the write port when the result has been accessed via the bypass circuit and is used by only one other instruction.
REFERENCES:
patent: 5043868 (1991-08-01), Kitamura et al.
patent: 5163157 (1992-11-01), Yamano et al.
patent: 5222240 (1993-06-01), Patel
patent: 5293499 (1994-03-01), Jensen
patent: 5636353 (1997-06-01), Ikenaga et al.
patent: 6145074 (2000-11-01), Asato
patent: 6430679 (2002-08-01), Heeb
patent: 2241801 (1991-09-01), None
patent: 08212083 (1996-08-01), None
patent: 09016399 (1997-01-01), None
patent: WO9621186 (1996-07-01), None
Findlay, P.A. et al, HARP: A VLIW RISC Processor, CompEuro '91. Advanced Computer Technology, Reliable Systems and Applications. 5th Annual European Computer Conference. Proceedings, pp.: 368-372, May 13-16, 1991.*
The development of iHARP: a multiple instruction issue processor chip, Steven, G.B.; Adams, R.G.; Findlay, P.A.; Trainis, S.A., RISC Architectures and Applications, IEE Colloquium on, 1991, pp. 2/1-2/5.*
Tanenbaum, Andrew, Structured Computer Organization, Prentice-Hall, Inc., 3rdEd, pp. 11-12.*
Lozano C.L. et al, “Exploiting Short-Lived Variables in Superscalar Processors”, vol. SYMP. 28, pp. 292-302, Nov. 1995.
Proceedings of 27thAnnual International Symposium on Microarchitecture, MICRO 27, San Jose, CA, Nov. 30-Dec. 2, 1994, IEEE Comput. Soc., Tech. Committee on Microprogramming & Microarchit. (Abstract).
Hades—An asynchronous Superscalar Processor, IEEE Colloquium on Design and Test Asynchronous System, published London, UK, 1996, (Abstract).
Gaffin Jeffrey
Knapp Justin
Koninklijke Philips Electronics , N.V.
Ure Michael J.
LandOfFree
System and method for eliminating write back to register... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for eliminating write back to register..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for eliminating write back to register... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3414176