Programmable delay for self-timed-margin

Static information storage and retrieval – Addressing – Sync/clocking

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S194000, C365S189020

Reexamination Certificate

active

06885610

ABSTRACT:
A system and method for adjusting the clock delay in a self-timed memory system having a memory array and a sense amplifier includes a programmable delay circuit coupled as an input to the sense amplifier for controlling the timing of when the sense amplifier is enabled in relation to the memory array addressing by generating a plurality of delayed versions of the sense amplifier enable signal and coupling one of the delayed versions of the sense amplifier enable signal to the sense amplifier in response to a control signal. By multiplexing multiple delayed versions of the sense amplifier enable signal under control of programmable delay selection logic, an optional delay is provided to make enable the sense amplifier more quickly or more slowly in reference to a memory array signal, depending upon control signal inputs to the selection logic.

REFERENCES:
patent: 5136545 (1992-08-01), Takayanagi
patent: 5210236 (1993-05-01), Takayanagi
patent: 5287323 (1994-02-01), Takahashi et al.
patent: 5317201 (1994-05-01), Takayanagi
patent: 5396448 (1995-03-01), Takayanagi et al.
patent: 5715426 (1998-02-01), Takahashi et al.
patent: 6011713 (2000-01-01), Yamane et al.
patent: 6289438 (2001-09-01), Takayanagi
patent: 6343039 (2002-01-01), Agawa et al.
patent: 6505225 (2003-01-01), Takayanagi
patent: 6600681 (2003-07-01), Korger et al.
patent: 6665230 (2003-12-01), Shrader et al.
patent: 20010007537 (2001-07-01), Agawa et al.
patent: 06-203576 (1994-07-01), None
patent: 10188571 (1998-07-01), None
patent: 2000122924 (2000-04-01), None
patent: 2001195885 (2001-07-01), None
patent: 2001216136 (2001-08-01), None
patent: 89910 (1995-10-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Programmable delay for self-timed-margin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable delay for self-timed-margin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable delay for self-timed-margin will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3406487

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.