Programming non-volatile memory

Details Programming non-volatile memory Programming non-volatile memory

2005-05-03

2005-05-03

Hoang, Huan (Department: 2818)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185190, C365S185180

Reexamination Certificate

active

06888758

ABSTRACT:
One or more programming operations are performed on a set of non-volatile storage elements. For example, the programming operations may include applying a set of programming pulses. A verify process is performed to determine which of the non-volatile storage element have reached an intermediate verify threshold but have not reached a final verify threshold. One additional programming operation at a reduced level is performed for the non-volatile storage elements that have reached the intermediate verify threshold but have not reached the final verify threshold, and those non-volatile storage elements are then inhibited from further programming. Non-volatile storage elements that have not reached the intermediate verify threshold continue programming. Non-volatile storage elements that reach the final verify threshold are inhibited from programming.

REFERENCES:
patent: 5220531 (1993-06-01), Blyth et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5412601 (1995-05-01), Sawada et al.
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5652719 (1997-07-01), Tanaka et al.
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5712815 (1998-01-01), Bill et al.
patent: 5761222 (1998-06-01), Baldi
patent: 5870344 (1999-02-01), Ozawa
patent: 5949714 (1999-09-01), Hemink et al.
patent: 6151248 (2000-11-01), Harari et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6266270 (2001-07-01), Nobukata
patent: 6301161 (2001-10-01), Holzmann et al.
patent: 6317364 (2001-11-01), Guterman et al.
patent: 6424566 (2002-07-01), Parker
patent: 6519184 (2003-02-01), Tanaka et al.
patent: 6522580 (2003-02-01), Chen et al.
patent: 6525964 (2003-02-01), Tanaka et al.
patent: 6529412 (2003-03-01), Chen et al.
patent: 6532172 (2003-03-01), Harari et al.
patent: 6590811 (2003-07-01), Hamilton et al.
patent: 20020118574 (2002-08-01), Gongwer et al.
patent: 20030147278 (2003-08-01), Tanaka et al.
Kurata, Hideaki, et al., Constant-Charge-Injection Programming for 10-MB/s Multilevel AG-AND Flash Memories, 2002 Symposium On VLSI Circuits Digest of Technical Papers, pp. 302-303.
Johnson, William S., et al., Session XII: ROMs, PROMs and EROMs, 1980 IEEE International Solid State Circuits Conference, pp. 152-153.
Nobukata, Hiromi, et al., A 144Mb 8-Level NAND Flash Memory with Optimized Pulse Width Programming, 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 39-40.
Ohkawa, Masayoshi, et al., TP 2.3: A 98 mm2 3.3V 64Mb Flash Memory with FN-NOR Type 4-level Cell, 1996 IEEE International Solid-State Circuits Conference, pp. 36-37.

Affiliated with

Also associated with

Rating

Programming non-volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programming non-volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming non-volatile memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3403818