Process and device for the sequential addressing of the...

Coded data generation or conversion – Analog to or from digital conversion – Multiplex

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S263000

Reexamination Certificate

active

06943713

ABSTRACT:
The systematic, and possibly repeated, acquisition of several distinct quantities for exploitation by a user system by utilizing a multiplexer with staged architecture without all inputs hard-wired. Each multiplexer stage is addressed by an elementary counter chained with elementary counters for addressing lower stages. The multiplexer inputs are scanned by regularly incrementing the chain of counters. If no precaution is taken, all the multiplexer inputs are scanned without considering their possible absences. To remedy this drawback a first elementary counter addresses the first stage of adjustable counting capacity switches, the elementary counters can address intermediate stages of the switches with controllable shunting circuits, and a global counter is reconfigured, at the end of each counting cycle of the first elementary counter, by commands adjusting the first elementary counter capacity, and activating or inhibiting the shunting circuits. The stored commands are a string of instructions executed one by one.

REFERENCES:
patent: 3651463 (1972-03-01), Rawson et al.
patent: 3780272 (1973-12-01), Rohner
patent: 3836909 (1974-09-01), Cockerell
patent: 3843877 (1974-10-01), Roselle et al.
patent: 3854036 (1974-12-01), Gupta et al.
patent: 4031373 (1977-06-01), Beckwith
patent: 4050062 (1977-09-01), Crocker et al.
patent: 4320683 (1982-03-01), Whitefield
patent: 4417234 (1983-11-01), McKenna
patent: 4502039 (1985-02-01), Vercesi et al.
patent: 4636964 (1987-01-01), Jacobs et al.
patent: 4654632 (1987-03-01), Yoshida et al.
patent: 4739311 (1988-04-01), Yamamoto et al.
patent: 4887082 (1989-12-01), Yamada
patent: 4916446 (1990-04-01), Yamamoto
patent: 5173696 (1992-12-01), Howard et al.
patent: 5321404 (1994-06-01), Mallinson et al.
patent: 5375208 (1994-12-01), Pitot
patent: 5506700 (1996-04-01), Nishimura
patent: 5701315 (1997-12-01), Pitot et al.
patent: 5719577 (1998-02-01), Pitot et al.
patent: 6046644 (2000-04-01), Pitot et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process and device for the sequential addressing of the... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process and device for the sequential addressing of the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process and device for the sequential addressing of the... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3403318

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.