Deep wordline trench to shield cross coupling between...

Details Deep wordline trench to shield cross coupling between... Deep wordline trench to shield cross coupling between...

2005-05-17

2005-05-17

Nguyen, Tan T. (Department: 2818)

Static information storage and retrieval

Floating gate

Particular connection

C365S185330

Reexamination Certificate

active

06894930

ABSTRACT:
A NAND flash memory structure and method of making a flash memory structure with a wordline that provides shielding from Yupin effect errors and from disturbs.

REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5053839 (1991-10-01), Esquivel et al.
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5168465 (1992-12-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5198380 (1993-03-01), Harai
patent: 5268318 (1993-12-01), Harari
patent: 5268319 (1993-12-01), Harari
patent: 5297148 (1994-03-01), Harari et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5380672 (1995-01-01), Yuan et al.
patent: 5471423 (1995-11-01), Iwasa
patent: 5512505 (1996-04-01), Yuan et al.
patent: 5534456 (1996-07-01), Yuan et al.
patent: 5554553 (1996-09-01), Harai
patent: 5579259 (1996-11-01), Samachisa et al.
patent: 5595924 (1997-01-01), Yuan et al.
patent: 5640032 (1997-06-01), Tomioka
patent: 5654217 (1997-08-01), Yuan et al.
patent: 5661053 (1997-08-01), Yuan
patent: 5677872 (1997-10-01), Samachisa et al.
patent: 5680345 (1997-10-01), Hsu et al.
patent: 5712179 (1998-01-01), Yuan
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5747359 (1998-05-01), Yuan et al.
patent: 5751038 (1998-05-01), Mukherjee
patent: 5756385 (1998-05-01), Yuan et al.
patent: 5786988 (1998-07-01), Harari
patent: 5847425 (1998-12-01), Yuan et al.
patent: 5867429 (1999-02-01), Chen et al.
patent: 5883409 (1999-03-01), Guterman et al.
patent: 5965913 (1999-10-01), Yuan et al.
patent: 5999448 (1999-12-01), Kurihara et al.
patent: 6028336 (2000-02-01), Yuan
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6103573 (2000-08-01), Harari et al.
patent: 6151248 (2000-11-01), Harari et al.
patent: 6180457 (2001-01-01), Shin et al.
patent: 6208545 (2001-03-01), Leedy
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6235586 (2001-05-01), Au et al.
patent: 6258665 (2001-07-01), Shimizu et al.
patent: 6281075 (2001-08-01), Yuan et al.
patent: 6295227 (2001-09-01), Sakui et al.
patent: 6391717 (2002-05-01), Shin et al.
patent: 6403421 (2002-06-01), Ikeda et al.
patent: 6417538 (2002-07-01), Choi
patent: 6529410 (2003-03-01), Han et al.
patent: 6614684 (2003-09-01), Shukuri et al.
patent: 6624464 (2003-09-01), Shin et al.
patent: 6762092 (2004-07-01), Yuan et al.
patent: 20020093073 (2002-07-01), Mori et al.
patent: 20020088554 (2002-11-01), None
“Effects of Parasitic Capacitance on NAND Flash Memory Cell Operation,” J-D Lee et al.,IEEE—Non-Volatile Semiconductor Memory Workshop, Aug. 12-th-16th, 2001, pp. 90-92.
U.S. patent application Ser. No. 09/667,344, Yuan et al., filed Sep. 22, 2000.
U.S. patent application Ser. No. 09/925,102, Yuan et al., filed Aug. 8, 2001.
Y. Takeuchi et al., “A Self-Aligned STI Process Integration for Low Cost and Highly Reliable 1Gbit Flash Memories,”1998 Symposium on VLSI Technology—Digest of Technical Papers, Jun. 9-11, 1998, pp. 102.
Seiichi Aritome, “Advanced Flash Memory Technology and Trends for File Storage Application,”2000 International Electron Devices Meeting, Dec. 10-13, 2000, pp. 33.1.1-33.1.4.
European Patent Office, “International Search Report”, corresponding PCT application No. PCT/US03/18183, Sep. 6, 2003, 4 pages.
Aritome et al., “A Novel Side-Wall Transfer-Transistor Cell (SWATT Cell) For Multi-Level NAND EEPROMs”, 1995 IEEE International Solid-State Circuits Conference, IEDM 95, pp. 275-8.
Aritome et al., “A0.67um2 Self-Aligned Shallow Trench Isolation Cell (SA-STI CELL) for 3V-only 256Mbit NAND EEPROMs”, IEDM Technical digest, pp. 61-64 (1994).
Cho et al., “A Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes”, IEEE Journal of Solid State Circuits, vol. 36, No. 11, pp. 1700-1706 (2001).

Affiliated with

Also associated with

Rating

Deep wordline trench to shield cross coupling between... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Deep wordline trench to shield cross coupling between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deep wordline trench to shield cross coupling between... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3401350