Semiconductor device

Details Semiconductor device Semiconductor device

2005-07-19

2005-07-19

Clark, S. V. (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Lead frame

C257S787000

Reexamination Certificate

active

06919622

ABSTRACT:
As the semiconductor chip is large-sized, highly integrated and speeded up, it becomes difficult to pack the semiconductor chip together with leads in a package. In view of this difficulty, there has been adopted the package structure called the “Lead-On-Chip” or “Chip-On-Lead” structure in which the semiconductor and the leads are stacked and packed. In the package of this structure, according to the present invention, the gap between the leading end portions of the inner leads and the semiconductor chip is made wider than that between the inner lead portions except the leading end portions and the semiconductor chip thereby to reduce the stray capacity, to improve the signal transmission rate and to reduce the electrical noises.

REFERENCES:
patent: 3484536 (1969-12-01), Novacek et al.
patent: 3564352 (1971-02-01), Lehner
patent: 3783348 (1974-01-01), Swartz et al.
patent: 3978578 (1976-09-01), Murphy
patent: 4203792 (1980-05-01), Thompson
patent: 4209355 (1980-06-01), Burns
patent: 4355463 (1982-10-01), Burns
patent: 4514750 (1985-04-01), Adams
patent: 4577214 (1986-03-01), Schaper
patent: 4637130 (1987-01-01), Fujii et al.
patent: 4661837 (1987-04-01), Sono
patent: 4684975 (1987-08-01), Takiar et al.
patent: 4788583 (1988-11-01), Kawahara et al.
patent: 4796078 (1989-01-01), Phelps, Jr. et al.
patent: 4807018 (1989-02-01), Cellai
patent: 4809053 (1989-02-01), Kuraishi
patent: 4862245 (1989-08-01), Pashby et al.
patent: 4916519 (1990-04-01), Ward
patent: 4947236 (1990-08-01), Suga et al.
patent: 4989068 (1991-01-01), Yasuhara et al.
patent: 4996587 (1991-02-01), Hinrichsmeyer et al.
patent: 5049981 (1991-09-01), Dahringer
patent: 5105261 (1992-04-01), Ueda et al.
patent: 5150194 (1992-09-01), Brooks et al.
patent: 5198883 (1993-03-01), Takahashi et al.
patent: 5252854 (1993-10-01), Arita et al.
patent: 5276352 (1994-01-01), Komenaka et al.
patent: 5304842 (1994-04-01), Farnworth et al.
patent: 5319241 (1994-06-01), Lim
patent: 5327009 (1994-07-01), Igeta
patent: 5357139 (1994-10-01), Yaguchi et al.
patent: 5359224 (1994-10-01), Heinen et al.
patent: 5442233 (1995-08-01), Anjoh et al.
patent: 5468991 (1995-11-01), Lee et al.
patent: 5539250 (1996-07-01), Litano et al.
patent: 5563443 (1996-10-01), Beng et al.
patent: 5592020 (1997-01-01), Nakao et al.
patent: 5682057 (1997-10-01), Kuriyama
patent: 5914530 (1999-06-01), Murakami et al.
patent: 6081023 (2000-06-01), Murakami et al.
patent: 5745961 (1982-03-01), None
patent: 5943534 (1984-03-01), None
patent: 5992556 (1984-05-01), None
patent: 60167454 (1985-08-01), None
patent: 60208847 (1985-10-01), None
patent: 61154151 (1986-07-01), None
patent: 61236130 (1986-10-01), None
patent: 61241959 (1986-10-01), None
patent: 62128164 (1987-06-01), None
patent: 6344749 (1988-02-01), None
patent: 63211744 (1988-09-01), None
patent: 1169954 (1989-07-01), None
“Thin Small Outline Packages”, IBM TDB, vol. 34, No. 1, Jun. 1991, pp. 358-359.

Affiliated with

Also associated with

Rating

Semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3383108