Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2005-05-24
2005-05-24
Blum, David S. (Department: 2813)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C438S111000, C438S123000
Reexamination Certificate
active
06897090
ABSTRACT:
A component incorporating a dielectric element such as a polymeric film with leads and terminals thereon is assembled with a semiconductor chip and bond regions of the leads are connected to contacts of the chip. At least one lead incorporates a plural set of connecting regions connecting the bond region of that lead to a plurality of terminals. One or more of the connecting regions in each such plural set are severed so as to leave less than all of the terminals associated with each such plural set connected to the contacts of the chip.
REFERENCES:
patent: 3390308 (1968-06-01), Marley
patent: 3614832 (1971-10-01), Chance et al.
patent: 3683105 (1972-08-01), Shamash et al.
patent: 3832769 (1974-09-01), Olyphant, Jr. et al.
patent: 3868714 (1975-02-01), Perrino
patent: 3923359 (1975-12-01), Newsam
patent: 4216577 (1980-08-01), Badet et al.
patent: 4371744 (1983-02-01), Badet et al.
patent: 4371912 (1983-02-01), Guzik
patent: 4489364 (1984-12-01), Chance et al.
patent: 4551746 (1985-11-01), Gilbert et al.
patent: 4558397 (1985-12-01), Olsson
patent: 4627151 (1986-12-01), Mulholland et al.
patent: 4628406 (1986-12-01), Smith et al.
patent: 4638348 (1987-01-01), Brown et al.
patent: 4681654 (1987-07-01), Clementi et al.
patent: 4701999 (1987-10-01), Palmer
patent: 4710798 (1987-12-01), Marcantonio
patent: 4746392 (1988-05-01), Hoppe
patent: 4761681 (1988-08-01), Reid
patent: 4772936 (1988-09-01), Reding et al.
patent: 4812421 (1989-03-01), Jung et al.
patent: 4823234 (1989-04-01), Honishi et al.
patent: 4829666 (1989-05-01), Haghiri-Tehrani et al.
patent: 4837184 (1989-06-01), Lin et al.
patent: 4841355 (1989-06-01), Parks
patent: 4855867 (1989-08-01), Gazdik et al.
patent: 4855868 (1989-08-01), Harding
patent: 4868712 (1989-09-01), Woodman
patent: 4878098 (1989-10-01), Saito et al.
patent: 4893172 (1990-01-01), Matsumoto et al.
patent: 4897534 (1990-01-01), Haghiri-Tehrani et al.
patent: 4918811 (1990-04-01), Eichelberger et al.
patent: 4937203 (1990-06-01), Eichelberger et al.
patent: 4956694 (1990-09-01), Eide
patent: 4967261 (1990-10-01), Niki et al.
patent: 4994902 (1991-02-01), Okahashi et al.
patent: 4996583 (1991-02-01), Hatada
patent: 4999319 (1991-03-01), Hamano et al.
patent: 5028986 (1991-07-01), Sugano et al.
patent: 5029325 (1991-07-01), Higgins, III et al.
patent: 5037779 (1991-08-01), Whalley et al.
patent: 5055913 (1991-10-01), Haghiri-Tehrani
patent: 5127570 (1992-07-01), Steitz et al.
patent: 5128831 (1992-07-01), Fox, III et al.
patent: 5148265 (1992-09-01), Khandros et al.
patent: 5148266 (1992-09-01), Khandros et al.
patent: 5258330 (1993-11-01), Khandros et al.
patent: 5289346 (1994-02-01), Carey et al.
patent: 5304252 (1994-04-01), Condra et al.
patent: 5304512 (1994-04-01), Arai et al.
patent: 5313096 (1994-05-01), Eide
patent: 5346861 (1994-09-01), Khandros et al.
patent: 5350947 (1994-09-01), Takekawa et al.
patent: 5379191 (1995-01-01), Carey et al.
patent: 5390844 (1995-02-01), Distefano et al.
patent: 5394009 (1995-02-01), Loo
patent: 5397921 (1995-03-01), Karnezos
patent: 5409865 (1995-04-01), Karnezos
patent: 5552631 (1996-09-01), McCormick
patent: 5564181 (1996-10-01), Dineen et al.
patent: 072673 (1982-05-01), None
patent: 56-061151 (1981-05-01), None
patent: 61-101067 (1986-05-01), None
patent: 61-120454 (1986-07-01), None
patent: 63-018654 (1988-01-01), None
patent: 363311732 (1988-12-01), None
patent: 60-77446 (1989-10-01), None
patent: 402220468 (1990-03-01), None
patent: WO-8910005 (1989-10-01), None
patent: WO-89-12911 (1989-12-01), None
patent: WO-94-03036 (1994-02-01), None
U.S. Appl. No. 07/552,578, to Forthun.
“Megabyte Per Cubic Inch,” Defense Science, May 1988, p. 56.
“Three-Dimensional Packaging,” Defense Science, May 1988, p. 65.
IBM Technical Disclosure Bulletin, Jan. 1985, vol. 27, No. 8, p. 4855.
Tummala, Rao R. and Eugene J. Rymaszewski, “Microelectronics Packaging Handbook,” 1989, pp. 420-423.
Press Release and attachments, International Microelectronic Component Industries, Oct. 1, 1994.
DiStefano Thomas H.
Karavakis Konstantine
Mitchell Craig
Smith John W.
Blum David S.
Lerner David Littenberg Krumholz & Mentlik LLP
Tessera Inc.
LandOfFree
Method of making a compliant integrated circuit package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a compliant integrated circuit package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a compliant integrated circuit package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3382472