Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates
Reexamination Certificate
2005-01-11
2005-01-11
Vu, Hung (Department: 2811)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
C438S581000, C438S583000, C438S618000, C438S630000, C438S649000, C438S651000, C438S682000
Reexamination Certificate
active
06841453
ABSTRACT:
A process for manufacturing an integrated device comprises the steps of: forming, in a first wafer of semiconductor material, integrated structures including semiconductor regions and isolation regions; forming, on a second wafer of semiconductor material, interconnection structures of a metal material including plug elements having at least one bonding region of a metal material capable of reacting with the semiconductor regions of the first wafer; and bonding the first and second wafers together by causing the bonding regions of the plug elements to react directly with the semiconductor regions so as to form a metal silicide. Thereby, the metallurgical operations for forming the interconnection structures are completely independent of the operations required for processing silicon, so that there is no interference whatsoever between the two sets of operations. In addition, the areas where the two wafers are made may be separate, and the interconnection structures may be made with materials incompatible with silicon processing, without any risk of contamination.
REFERENCES:
patent: 3254389 (1966-06-01), Andres et al.
patent: 5406701 (1995-04-01), Pepe et al.
patent: 5627106 (1997-05-01), Hsu
patent: 5654226 (1997-08-01), Temple et al.
patent: 5756395 (1998-05-01), Rostoker et al.
patent: 5801083 (1998-09-01), Yu et al.
patent: 5858814 (1999-01-01), Goossen et al.
patent: 0 993 034 (2000-04-01), None
Ismail, M.S. et al., “Platinum Silicide Fusion Bonding,”Electronics Letters,27(13):1153-1155, Jun. 20, 1991.
Fukuroda, A. et al., “Si Wafer Bonding with Ta Silicide Formation,”Japanese Journal of Applied Physics,30(10A):L1693-L1695, Oct. 1991.
Chaput, M., “Aligning Wafer Stacks with Machine Vision,”Global Semiconductor,Imaging Technology Incorporated. No Date, 1 page.
Bennett II Harold H.
Jorgenson Lisa K.
Seed IP Law Group PLLC
STMicroelectronics S.r.l.
Vu Hung
LandOfFree
Process for manufacturing integrated devices having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for manufacturing integrated devices having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing integrated devices having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3374200