Nonvolatile memory, verify method therefor, and...

Details Nonvolatile memory, verify method therefor, and... Nonvolatile memory, verify method therefor, and...

2005-04-05

2005-04-05

Le, Thong Q. (Department: 2818)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185280

Reexamination Certificate

active

06876581

ABSTRACT:
Provided is a nonvolatile memory that realizes a high-speed verify operation. During verify writing/erasing, the writing/erasing and reading are performed at the same time. As to a circuit that performs a verify operation, for instance, there is obtained a construction where the output from a sense amplifier (102) that performs reading is connected to a switch which switches an operation voltage applied to a memory cell in accordance with a verify signal Sv, and the verify operation is finished concurrently with having the verify signal Sv switched. By obtaining such circuit construction and simultaneously performing writing/erasing and reading, it becomes possible to perform high-speed verify writing/erasing.

REFERENCES:
patent: 5757700 (1998-05-01), Kobayashi
patent: 6288935 (2001-09-01), Shibata et al.
patent: 6686623 (2004-02-01), Yamazaki
patent: 9-293387 (1997-11-01), None

Affiliated with

Also associated with

Rating

Nonvolatile memory, verify method therefor, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory, verify method therefor, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory, verify method therefor, and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3370901