Patent
1995-02-23
1998-01-13
Harey, Jack B.
395734, 395739, 395741, 395868, 395733, 395 80, 395 82, G06F 946, G06F 1314
Patent
active
057088187
ABSTRACT:
The hard-wired non-maskable interrupt (10) of a conventional processor (7), i.e. NMI or IOCHCK, is used to bypass programed interrupts to obtain immediate, predictable access to the processor and avoid the long and uneven access times of programmed interrupts. The NMI interrupts are controlled by a programmable distributor (8). This allows the conventional computer system to operate on a real-time basis, since all the interrupts take the same time.
REFERENCES:
patent: 5317747 (1994-05-01), Mochida et al.
patent: 5349667 (1994-09-01), Kanedo
patent: 5355490 (1994-10-01), Kou
patent: 5471620 (1995-11-01), Shimizu et al.
patent: 5555413 (1996-09-01), Lohman et al.
patent: 5566334 (1996-10-01), Loader
patent: 5568643 (1996-10-01), Tanaka
Higdon et al, Programmable, Expandable Interrupt Controller, IBM Technical Disclosure Bulletin, vol. 24 No. 5, Oct. 1981.
Interrupt Controller Diagnostic Wrap Arrangement, IBM Technical Disclosure Bulletin, vol. 29, No. 9, Feb. 1987.
Hall et al, Multiple Interrupt Registration, IBM Technical Disclosure Bulletin, vol. 26 No. 1, Jun. 1983.
Garrow et al, 16-Bit Single-Board Computer Maintainns 8-Bit Family Ties, Electronics, pp. 105-110, Oct. 12, 1978.
Leibinger Josef
Munz Heinrich
Harey Jack B.
Phan Raymond N.
LandOfFree
Method and apparatus for real-time operation of a processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for real-time operation of a processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for real-time operation of a processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-334193