Digital computer system capable of processing a plurality of ins

Details Digital computer system capable of processing a plurality of ins Digital computer system capable of processing a plurality of ins

1997-03-27

1998-07-28

Bowler, Alyssa H.

39580023, G06F 940

Patent

active

057873038

ABSTRACT:
When a register whose content is not determined because a preceding arithmetic operation is still being executed is to be referred to by the following instruction word, or when the following instruction word uses an arithmetic operator unit which is still executing a preceding arithmetic operation, execution of the following instruction word is suspended until the preceding arithmetic operation is completed. Otherwise, even when the arithmetic operation of the preceding instruction word is being executed, control is made to execute the following instruction word without waiting for completion of the preceding arithmetic operation, thereby maximally utilizing parallel processing power.

REFERENCES:
patent: 5006980 (1991-04-01), Sanders et al.
patent: 5051940 (1991-09-01), Vassiliadis et al.
patent: 5121488 (1992-06-01), Ngai
patent: 5214763 (1993-05-01), Blauer et al.
patent: 5301331 (1994-04-01), Ueno et al.
patent: 5307506 (1994-04-01), Colwell et al.
patent: 5381531 (1995-01-01), Hanawa et al.
patent: 5398321 (1995-03-01), Jeremiah
Joseph A. Fisher et al., "Instruction-Level Parallel Processing", Sep. 13, 1991, pp. 1233-1241.
Alexandra Nicolan et al., "Realistic Scheduling: Compaction for Piplined Architectures", 1990, pp. 69-79.
Alexandra Nicolau, "Run-Time Disambiguation: Coping with Statically Unpredictable Dependencies", 1989, pp. 663-678.
Katsuyaki Kaneko, "Microprocessors", 1989, pp. 78-79, 296.
Colwell et al., "AVLIW Architecture for a Trace Scheduling Compiler", IEEE Transactiions on Computers, Aug. 1988, vol. 37, No. 8, pp. 967-979.
Weiss, "Scalar Supercomputer Architecture," Proceedings of the IEEE, Dec. 1989, vol. 77, No. 12 pp. 1970-1989.
McCrackin, "Eliminating Interlocks in Deeply Pipelined Processors by Delay Enforced Multistreaming," IEEE Trans. on Comp., vol. 40, No. 10, Oct. 1991, pp. 1125-1132.
Iacobovici et al., "Balanced Microprocessor Design Keeps Performance Peaked," pp. 371-375.
Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers," IEEE Trans. on Comp., vol. 39, No. 3, Mar. 1990, pp. 349-359.
Ellis, John R., "Bulldog: ACM Doctoral Dissertation Award 1985, Bulldog: A Compiler for VLIW Architectures," MIT Press 1986, pp. 1-50.
VLIW Architectures: Supercomputing Via Overlapped Execution, J.A. Fisher, Multiflow Computer, Inc., (1987).

Affiliated with

Also associated with

Rating

Digital computer system capable of processing a plurality of ins does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital computer system capable of processing a plurality of ins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital computer system capable of processing a plurality of ins will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-33400