Electricity: electrical systems and devices – Safety and protection of systems and devices – With specific voltage responsive fault sensor
Reexamination Certificate
2001-08-20
2004-11-16
Berhane, Adolf (Department: 2838)
Electricity: electrical systems and devices
Safety and protection of systems and devices
With specific voltage responsive fault sensor
Reexamination Certificate
active
06819539
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for implementing microcontrollers and systems that execute firmware generally and, more particularly, to a method and/or architecture for recovery from circuit stress conditions in a microcontroller.
BACKGROUND OF THE INVENTION
Conventional approaches to robust operation in the presence of severe environmental stresses include specifying high device immunity to stress conditions. While elecrostatic discharge (ESD) immunity levels are typically specified for all parts, they do not provide robust operation in the presence of all stress conditions. ESD tests normally provide immunity for powered off conditions (i.e., protection during handling), and as a natural consequence, provide protection during some operation stresses (i.e., over/under voltages or currents). However, the trip level of ESD protection may not prevent other modes of failure that occur at lower levels. For example, an ESD protection circuit may trip at 8V overstress on the pin of a 5V part. However, the ESD protection circuit will not trip for a 7V overstress that allows a hazardous noise glitch. Additional devices are implemented to increase noise immunity (i.e., adding bypass capacitors to relevant signals) that have associated cost and space penalties.
Other conventional approaches include watchdog reset circuits to reset a device that is no longer in the normal operating mode. Watchdog reset circuits can allow recovery from a fault condition caused by an overstress. Watchdog reset circuits are effective in cases of significant failure that places the device in a recognized fault mode. Such resets occur when program code is vectored to an illegal location, which causes code execution to halt until the watchdog reset occurs.
However, a stress condition can cause faulty operation that is not recognizable by the watchdog reset device. For example, a device can vector to an unintended part of code, resulting in faulty operation. The device can continue to operate within legal parts of the code and is unable to detect that a problem has occurred. In another example, corruption of memory (i.e., RAM) that occurs during an event is undetected and causes failure at another event.
SUMMARY OF THE INVENTION
The present invention concerns a method for circuit recovery from overstress conditions, comprising the steps of (A) is detecting an event and (B) resetting a device when the event is a first predetermined type and providing recovery when the event is a second predetermined type.
The objects, features and advantages of the present invention include providing a method and/or architecture for implementing microcontrollers and systems that execute firmware to provide recovery from stress conditions that may (i) detect over-stresses to increase the robustness of device operation, (ii) implement a device that may either directly reset itself or monitor itself and take appropriate recovery action when stress conditions occur, (iii) provide flexibility in response to stress conditions, (iv) call for a quick and complete reset after stress conditions, (v) perform self checking, issue warnings, perform back-up operations, shut-down, or other recovery steps before or in place of a full reset in response to a predetermined criteria, (vi) register and monitor stress conditions, and/or (vii) allow a device to take any appropriate action when stress conditions are occurring.
REFERENCES:
patent: 4099068 (1978-07-01), Kobayashi et al.
patent: 4245150 (1981-01-01), Driscoll et al.
patent: 4367422 (1983-01-01), Leslie
patent: 4367423 (1983-01-01), Hornung
patent: 4394702 (1983-07-01), Boothe
patent: 4422163 (1983-12-01), Oldenkamp
patent: 4428020 (1984-01-01), Blanchard, Jr.
patent: 4429236 (1984-01-01), Nitschke
patent: 4433390 (1984-02-01), Carp et al.
patent: 4434403 (1984-02-01), Chang
patent: 4473459 (1984-09-01), Bose et al.
patent: 4493000 (1985-01-01), Edwards
patent: 4581552 (1986-04-01), Womack et al.
patent: 4607178 (1986-08-01), Sugie et al.
patent: 4788454 (1988-11-01), Tanagawa et al.
patent: 4788462 (1988-11-01), Vesce et al.
patent: 4879623 (1989-11-01), Baumgartner et al.
patent: 4902910 (1990-02-01), Hsieh
patent: 5111067 (1992-05-01), Wong et al.
patent: 5207006 (1993-05-01), Sharpe et al.
patent: 5256914 (1993-10-01), Boomer
patent: 5280108 (1994-01-01), Fanning
patent: 5313112 (1994-05-01), Macks
patent: 5341268 (1994-08-01), Ishiguro et al.
patent: 5457414 (1995-10-01), Inglis et al.
patent: 5543741 (1996-08-01), Purits
patent: 5723958 (1998-03-01), Boll et al.
patent: 5758053 (1998-05-01), Takeuchi et al.
patent: 6112136 (2000-08-01), Paul et al.
patent: 6118622 (2000-09-01), Gill
patent: 6259371 (2001-07-01), Chang
patent: 6369427 (2002-04-01), Williamson
patent: 6438462 (2002-08-01), Hanf et al.
patent: 6441675 (2002-08-01), Dishongh et al.
“A Quick Response Peak Detector for Variable Frequency Three-Phase Sinusoidal Signals”, By Ching-Tsai Pan et al., IEEE Transactions on Industrial Electronics, vol. 41, No. 4, Aug. 1994, pp. 434-440.
“Design Considerations for Low-Voltage On-Board DC/DC Modules for Next Generations of Data Processing Circuits”, By Michael T. Zhang et al., IEEE Transactions on Power Electronics, vol. 11, No. 2, Mar. 1996, pp. 328-337.
“Analog Fault Diagnosis Based on Ramping Power Supply Current Signature Clusters”, By Shyam S. Somayajula et al., IEEE Transactions on Circuits and Systems—II: Analog and Digital Processing, vol. 43, No. 10, Oct. 1996, pp. 703-712.
“Design Strategies and Decoupling Techniques for Reducing the Effects of Electrical Inteference in Mixed-Mode IC's”, By Mark Ingels et al., IEEE Journal of Solid-State Circuits, vol. 32, No. 7, Jul. 1997, pp. 1136-1141.
“Active Feedback Circuit for Minimization of Voltage Transients During Pulsed Measurements of Semiconductor Devices”, By Albert M. Young et al., IEEE Transactions on Instrumentation and Measurement, vol. 50, No. 1, Feb. 2001, pp. 72-76.
“Low-Voltage Power System Surge Overvoltage Protection”, By Dev. Paul, IEEE Transactions on Industry Applications, vol. 37, No. 1, Jan./Feb. 2001, pp. 223-229.
Williams Timothy J.
Wright David G.
Berhane Adolf
Christopher P. Maiorana P.C.
Cypress Semiconductor Corp.
LandOfFree
Method for circuit recovery from overstress conditions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for circuit recovery from overstress conditions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for circuit recovery from overstress conditions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3339224