Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Wire contact – lead – or bond
Reexamination Certificate
2003-06-09
2004-11-02
Clark, S. V. (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Wire contact, lead, or bond
C257S691000, C257S786000
Reexamination Certificate
active
06812580
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to semiconductor packages, and more specifically, to semiconductor packages having optimized wire bond positioning.
RELATED ART
In semiconductor packaging, wire bonds may be used to provide electrical connections from the semiconductor die to the package substrate. For example, wire bonds may be used to provide electrical connections between bond pads of the semiconductor die to bond posts on the package substrate. However, as semiconductor technologies evolve, the number of electrical connections needed between the semiconductor die and package substrate increases, while the size of semiconductor die and packages continues to decrease. Thus, current wire bonded semiconductor die with one or more rows of pads along a periphery of the die become pad-limited as more connections are required. Once pad-limited, further reductions in die size are not possible without reducing the number of connections. For example, once pad-limited, additional ground and power pads may be sacrificed, which may harm electrical performance. Furthermore, in current wire bonding technologies, the wires are kept as far apart as possible to prevent shorting. This also results in longer wires with increased inductance. Therefore, a need exists for a semiconductor package having improved wire bond positioning which allows for reduced semiconductor die sizes and improved electrical performance.
REFERENCES:
patent: 5468999 (1995-11-01), Lin et al.
patent: 6160705 (2000-12-01), Stearns et al.
patent: 6242814 (2001-06-01), Bassett
patent: 6291898 (2001-09-01), Yeh et al.
patent: 6476506 (2002-11-01), O'Connor et al.
patent: 6489682 (2002-12-01), Yeh et al.
patent: 6534879 (2003-03-01), Terui
patent: 6538336 (2003-03-01), Secker et al.
patent: 6545367 (2003-04-01), Sota
patent: 6597065 (2003-07-01), Efland
patent: 6707164 (2004-03-01), Cheng et al.
patent: 6713849 (2004-03-01), Hasebe et al.
patent: 6713881 (2004-03-01), Umehara et al.
Harper Peter R.
Wenzel Robert J.
Chiu Joanna G.
Clark S. V.
Freescale Semiconductor Inc.
King Robert L.
LandOfFree
Semiconductor package having optimized wire bond positioning does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package having optimized wire bond positioning, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package having optimized wire bond positioning will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3337829