Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2001-03-23
2004-12-07
Williams, Alexander Oscar (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S700000, C257S701000, C257S774000, C257S704000, C257S741000, C257S751000, C257S753000, C257S737000, C257S759000, C257S760000, C257S767000, C257S762000, C257S763000, C257S765000, C257S764000
Reexamination Certificate
active
06828680
ABSTRACT:
BACKGROUND OF THE INVENTION
FIELD OF THE INVENTION
The invention lies in the integrated technology field and relates, more specifically, to an integrated circuit configuration which, in particular, can be implemented by using copper as conductive material.
New materials are increasingly being sought for future use in integrated circuit configurations. Among others, copper is being investigated as conductive material.
In these new materials, one of the problems which arises is that semiconductor wafers, in particular silicon wafers, are contaminated by this material.
It has therefore been proposed (see, for example, M. Woo et al., 1998 Symp. VLSI Technology Digest of Technical Papers, pages 12-13, or L. Su et al., 1998 Symp. VLSI Technology Digest of Technical Papers, pages 18-19), in integrated circuits which contain copper as conductive material, to provide an insulating diffusion barrier between such conductive structures made of copper and the semiconductor substrate and, in the region of contacts of the conductive structure, to provide a conductive barrier to the semiconductor substrate. The intention of these barriers is to prevent diffusion of the contaminating conductive material from the conductive structure to the semiconductor substrate.
Furthermore, it has been proposed to provide diffusion barriers above such conductive copper structures. The barriers are to prevent the diffusion of copper into dielectric layers which are used as so-called intermetallic dielectric between different metalization planes.
In order to produce an integrated circuit having two planes of conductive structures made of copper, it has become known (see for example M. Woo et al., 1998 Symp. VLSI Technology Digest of Technical Papers, pages 12-13 or L. Su et al., 1998 Symp. VLSI Technology Digest of Technical Papers, pages 18-19) firstly to form the lower plane of conductive structures from copper. This lower plane is separated from the semiconductor substrate by diffusion barrier layers, conductive diffusion barriers being used in the region of contacts. An insulating diffusion barrier layer is applied to the entire area of the lower metalization plane, and a further dielectric layer, in which contact holes to the conductive structures of the lower metalization plane are opened, is applied to the insulating diffusion barrier layer. Then, firstly an electrically conductive barrier is applied and then the contact holes are filled with copper.
It has been shown that, even in that structure, contamination of the dielectric layer by copper occurs.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide an integrated circuit configuration and a method of producing the same, which overcome the above-mentioned disadvantages of the heretofore-known devices and methods of this general type and wherein the resulting circuit has at least two conductive structures and in which diffusion of the material from the conductive structures into the surrounding material is avoided. It is a further object of the invention to provide for a method of producing such an integrated circuit configuration.
With the foregoing and other objects in view there is provided, in accordance with the invention, an integrated circuit configuration, comprising:
an insulating layer formed on a substrate;
a first conductive structure embedded in the insulating layer;
a diffusion barrier layer and a second insulating layer disposed above the first conductive structure and being formed with a contact hole reaching as far as the first conductive structure and having side walls;
a second conductive structure disposed in the contact hole and conductively connected to the first conductive structure; and
spacers formed on the side walls of the contact hole above the diffusion barrier layer, the spacers acting as a barrier to diffusion of a material from the first conductive structure into the second insulating layer and reaching as far as a surface of the diffusion barrier layer.
In other words, there is provided in the circuit configuration according to the invention a first conductive structure, which is embedded in a first insulating layer. Above the first conductive structure there are arranged a diffusion barrier layer and a second insulating layer, in which a contact hole is provided which reaches as far as the first conductive structure. Above the diffusion barrier layer, the side walls of the contact hole are provided with spacers which act as barriers to diffusion of the material from the first conductive structure into the second insulating layer and which reach as far as the surface of the diffusion barrier layer. A second conductive structure, which is conductively connected to the first conductive structure, is arranged in the contact hole.
In order to produce an integrated circuit configuration of this type, the diffusion barrier layer is applied to a substrate which has at least the first insulating layer with the first conductive structure. The second insulating layer is applied to the diffusion barrier layer. The contact hole is etched in the second insulating layer, above the first conductive structure, in which hole the surface of the first conductive structure is covered with the diffusion barrier layer. Then, on the side walls of the contact hole, the spacers are formed, which act as barriers to diffusion of the material from the first conductive structure into the second insulating layer. Then, the contact hole is opened as far as the surface of the first conductive structure and provided with the second conductive structure.
Since the side walls of the contact hole are covered with the spacers, which have a diffusion barrier effect, before the surface of the first conductive structure is exposed in the contact hole, in this circuit configuration the situation is avoided where, when the contact hole is opened, material removed at the surface of the first conductive structure during the opening of the contact hole is deposited onto the side walls of the second insulating layer. Depositions of this type during the etching of the contact hole are considered to be responsible for the fact that, in the circuit configurations produced in accordance with known methods, in spite of the use of diffusion barriers, contamination of the dielectric layers occurs. In the method according to the invention, such deposition can take place only at the surface of the spacers or of the diffusion barrier layer. Since the spacers and the diffusion barrier layer constitute a diffusion barrier, contamination of the second insulating layer is effectively prevented.
In accordance with an added feature of the invention, the spacers are electrically conductive, that is, the spacers are preferably formed from electrically conductive material with a diffusion barrier effect. In this case, the effective conduction cross section of the second conductive structure is enlarged by the spacer cross-sectional area.
In order to avoid short circuits between the first conductive structure and adjacent conductive structures, it is advantageous to provide the diffusion barrier layer from an insulating diffusion barrier material, in particular SiN or SiON.
In accordance with an additional feature of the invention, an electrically conductive first diffusion barrier structure adjoins the first conductive structure at least beneath and to a side thereof and acts as a barrier to diffusion of material from the first conductive structure.
In accordance with another feature of the invention, an electrically conductive second diffusion barrier structure adjoins the second conductive structure at least beneath the second conductive structure and acts as a barrier to diffusion of material from the second conductive structure.
In accordance with a further feature of the invention:
the first conductive structure and/or the second conductive structure contain copper, silver, gold, platinum, or palladium;
the spacers, and/or the first diffusion barrier structure, and/or the second diffusion barrier structure contain Ta, TaN, Ti, or TiN; and
the diff
LandOfFree
Integrated circuit configuration using spacers as a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit configuration using spacers as a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit configuration using spacers as a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3331846