Voice address/data memory for speech synthesizing system

Details Voice address/data memory for speech synthesizing system Voice address/data memory for speech synthesizing system

1995-08-08

1998-01-13

MacDonald, Allen R.

395 21, 395 276, 395 277, G10K 300

Patent

active

057087601

ABSTRACT:
A voice address/data memory for a speech synthesizing system is divided into a basic memory layer for storing a plurality of basic voice data units, and one or more address pointer memory layers for storing a plurality of address pointer sets. The basic memory layer includes a plurality of memory tables, each of which stores one basic voice data unit. The address pointer sets are used to address the basic memory layer in order to combine part of the basic voice data units for generating a desired speech signal in the speech synthesizing system. Each memory table further stores an ending code for indicating the ending of one basic voice data unit in order to simplify the data processing. The basic memory layer and the address pointer memory layers are arranged within continuous memory regions of the voice address/data memory to efficiently utilize the memory space.

REFERENCES:
patent: 4429367 (1984-01-01), Ikeda
patent: 5193207 (1993-03-01), Vegt et al.

Affiliated with

Also associated with

Rating

Voice address/data memory for speech synthesizing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Voice address/data memory for speech synthesizing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voice address/data memory for speech synthesizing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-332613